DDR3L routing

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

DDR3L routing

1,948件の閲覧回数
surendrajadhav
Contributor IV

Hello,

We are routing DDR3L signals and referring to HW development guide. In this we are routing the signals as per table, which is attached.

As shown in attached figure, does the bigger red circle represent minimum routing length should be Clock(min)-200mil?

As we are routing clock with 1400 mils, so we are allowed to route data and its control signals between 1200 to 1400 mils?

The other doubt is in smaller red circle. Does the dash --- represents the same recommendation to DRAM_D[15:8] are same as DRAM_D[7:0].

Regards,

Surendra J.

ラベル(1)
0 件の賞賛
返信
4 返答(返信)

1,815件の閲覧回数
surendrajadhav
Contributor IV

Hello,

This question is for i.MX6UL processor.

@Igor,

Thanks a lot for your reply.

Could you please elaborate then what dash represents in the two red circles?

Regards,

Surendra

0 件の賞賛
返信

1,815件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Surendra

dash represents no specific restrictions/recommendations.

Best regards
igor

0 件の賞賛
返信

1,815件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Surendra

>As shown in attached figure, does the bigger red circle represent minimum routing length should be Clock(min)-200mil?

no

>Does the dash --- represents the same recommendation to DRAM_D[15:8] are same as DRAM_D[7:0].

no

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信

1,815件の閲覧回数
Carlos_Musich
NXP Employee
NXP Employee

HI Surendra,

which processor are you using?

Carlos

0 件の賞賛
返信