Can i use EIM for data transfer from FPGA?

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Can i use EIM for data transfer from FPGA?

1,820 Views
hanseunglee
Contributor III

---------------------------------------------------------------------

Ubuntu 12.04

Kernel 3.14

Yocto system

i.MX6DL sabresd board

---------------------------------------------------------------------

Hi everyone.

I want to data transfer from FPGA. (16bit data bus)

Can i use EMIF? If i want to use EMIF , what interface can i use?

MMDC? or WEIM?

I think to usually use EIM. right?

If the wrong decision, please tell us.

pastedImage_1.png

If i use EIM, can i use like below?

pastedImage_9.png

pastedImage_7.png

Can i have EIM example code or manual.. or other solution.. for data transfer use EIM from FPGA ?

Labels (2)
4 Replies

1,108 Views
igorpadykov
NXP Employee
NXP Employee

Hi Hanseung

you are right, one can use eim interface, for example codes one can

look at attached sdk test and pdf document Chapter 7 Configuring the EIM Driver

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 Kudos
Reply

1,108 Views
hanseunglee
Contributor III

Thank you for your time!

Can i have a question?

Max operating frequency for EIM data transfer is 104Mhz.

if when i use multiplexed address/data mode, is EIM data trasfer rate 52 Mhz?

Do you know that data transfer rate for multiplexed mode? 

0 Kudos
Reply

1,108 Views
andrewdyer
Contributor III

we used EIM in multiplexed mode with an FPGA to do 32-bit transfers and got avg. cycle times of 456ns for a read and 436ns for a write.  The actual transfers were taking 156ns for read and 148ns for write and the i.MX6 was inserting about 300ns of delay between cycles (known issue discussed on these forums before).  I suspect it would be possible to shave a few cycles off of the read and write times with more work, but this was sufficient for us.

1,108 Views
igorpadykov
NXP Employee
NXP Employee

clock requirements are the same in multiplexed address/data mode

and timing diagrams can be found in datasheet and RM (EIM chapter).