Hi Goto
for enabling / disabling gpio interrupts one can check GPIOx_ICR,
GPIOx_IMR registers described in sect.8.3 General Purpose Input/Output (GPIO)
i.MX 7Dual Applications Processor Reference Manual
>Does an interrupt occur if any valid interrupt condition from signal0 to signal15 is met?
yes
>Does the combined interrupt indication also occur under the interrupt condition from INT7 to INT0?
for example "Combined interrupt indication for GPIO1 signal 0 throughout 15" - if any of GPIO1(0)
through GPIO1(15) has enabled interrupt.
"Active HIGH Interrupt from INT7 from GPIO" only if GPIO1(7) interrupt is enabled.
Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------