About i.MX6solo Ether MAC FIFO size.

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

About i.MX6solo Ether MAC FIFO size.

跳至解决方案
1,278 次查看
takayuki_ishii
Contributor IV

Hello community,

Which size of TX/RX FIFO of Ether MAC of i.MX6solo?

In 23.2.1.1 Ethernet MAC features, it can show simple 64bit FIFO

• Simple 64-Bit FIFO user-application interface

The other hands, TFWR bit in Transmit FIFO Watermark Register (ENET_TFWR),

It can set from 64bytes to 4032bytes.

Does it have local FIFO memory for TX/RX FIFO each in MAC module?

or

"FIFO" indicate a ring buffer on external memory addressed by ENET_RDSR and ENET_TDSR?

Best regards,

Ishii.

标签 (1)
标记 (1)
0 项奖励
回复
1 解答
1,175 次查看
Yuri
NXP Employee
NXP Employee

takayuki_ishii 

Hello,

   Correct, the FIFO size is 4K bytes.

Regards,

Yuri,

在原帖中查看解决方案

0 项奖励
回复
3 回复数
1,175 次查看
takayuki_ishii
Contributor IV

Hello community,

I found a following sentence in 23.6.11 FIFO thresholds of Reference Manual IMX6SDLRM.

The thresholds are defined in 64-bit words.
The receive and transmit FIFOs both have a depth of 512 words.

Does ether MAC have 4KB(512wors x 64bit/word) local FIFO each TX and RX?

Best regards,

Ishii.

0 项奖励
回复
1,176 次查看
Yuri
NXP Employee
NXP Employee

takayuki_ishii 

Hello,

   Correct, the FIFO size is 4K bytes.

Regards,

Yuri,

0 项奖励
回复
1,175 次查看
takayuki_ishii
Contributor IV

Hello Yuri,

Thank you for your quick response.

I understand that FIFO size is 4Kbyte.

Best regards,

Ishii.

0 项奖励
回复