About i.MX6solo Ether MAC FIFO size.

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

About i.MX6solo Ether MAC FIFO size.

ソリューションへジャンプ
937件の閲覧回数
takayuki_ishii
Contributor IV

Hello community,

Which size of TX/RX FIFO of Ether MAC of i.MX6solo?

In 23.2.1.1 Ethernet MAC features, it can show simple 64bit FIFO

• Simple 64-Bit FIFO user-application interface

The other hands, TFWR bit in Transmit FIFO Watermark Register (ENET_TFWR),

It can set from 64bytes to 4032bytes.

Does it have local FIFO memory for TX/RX FIFO each in MAC module?

or

"FIFO" indicate a ring buffer on external memory addressed by ENET_RDSR and ENET_TDSR?

Best regards,

Ishii.

ラベル(1)
タグ(1)
0 件の賞賛
1 解決策
834件の閲覧回数
Yuri
NXP Employee
NXP Employee

takayuki_ishii 

Hello,

   Correct, the FIFO size is 4K bytes.

Regards,

Yuri,

元の投稿で解決策を見る

0 件の賞賛
3 返答(返信)
834件の閲覧回数
takayuki_ishii
Contributor IV

Hello community,

I found a following sentence in 23.6.11 FIFO thresholds of Reference Manual IMX6SDLRM.

The thresholds are defined in 64-bit words.
The receive and transmit FIFOs both have a depth of 512 words.

Does ether MAC have 4KB(512wors x 64bit/word) local FIFO each TX and RX?

Best regards,

Ishii.

0 件の賞賛
835件の閲覧回数
Yuri
NXP Employee
NXP Employee

takayuki_ishii 

Hello,

   Correct, the FIFO size is 4K bytes.

Regards,

Yuri,

0 件の賞賛
834件の閲覧回数
takayuki_ishii
Contributor IV

Hello Yuri,

Thank you for your quick response.

I understand that FIFO size is 4Kbyte.

Best regards,

Ishii.

0 件の賞賛