T4240: rapidio: does it need to manage cache manually when use rapidIo?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

T4240: rapidio: does it need to manage cache manually when use rapidIo?

928件の閲覧回数
carlpeng
Contributor II

Hello,

Does it need to manage cache manually when use rapidIo?

As we know, in the rapidIO protocol, only GSM operations are required to keep cache coherent.

Then in the NREAD/NWRITE/MAINTENANCE read, does it need to manage cache manually, for example,

if I NWRITE some data from CPUA's memory to CPUB's memory through rapidio link, when read data from

CPUB side, does it need to invalidate cache before read? or in the CPUB side, it will maintain cache automatically,

no need to invalidate cache before read?

Thank you!

ラベル(1)
0 件の賞賛
返信
1 返信

818件の閲覧回数
ufedor
NXP Employee
NXP Employee

Cache coherency is maintained when "snoop local processor" option for WTT is selected in the corresponding RIWAR register.

0 件の賞賛
返信