Dear NXP engineer, Hello.
I am debugging the ADC function of S32K344_EVB, development environment: EBtresos 28.2.0+S32DS
I want to use PIN_PTA1 as ADC0_S9 function, but I found that the acquisition ADC failed. Then I found that DCM.DCMRWF4[2] is set to 1 by MCAL program by default.



MCAL static code library: SIUL2_PORT_IP_HAS_ADC_INTERLEAVE is defined by default.
The logic in the static code:
PORT_WRITE32(DCM_DCMRWF4_ADDR32, DCM_DCMRWF4_ADC_INTERLEAVE_MASK | dcmrwf4RegValue);
0x0000067E | 0x0000067A = 0x0000067E ? (DCMRWF4.MUX_MODE_EN_ADC0_S9 = 1(is PTB14))
will enable all ADC INTERLEAVE in DCMRWF4 to 1.
What is the purpose of this logic, as the manual should all be set to 0 by default.
Shouldn't this logic be changed to something like the following:
PORT_WRITE32(DCM_DCMRWF4_ADDR32, DCM_DCMRWF4_ADC_INTERLEAVE_MASK & dcmrwf4RegValue);
0x0000067E & 0x0000067A = 0x0000067A (DCMRWF4.MUX_MODE_EN_ADC0_S9 = 0(is PTA1))

