S32K1XX LPSPI Host req

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

S32K1XX LPSPI Host req

跳至解决方案
2,016 次查看
yuegao1996
Contributor II

 in the ref manual it says that host request source could be configured as HREQ pin or trigger source though register CFGR0[HRSEL].  But i am not clear about the trigger itself. what kind of trigger it is. is it a pin signal ?

0 项奖励
回复
1 解答
2,011 次查看
StanoA
NXP TechSupport
NXP TechSupport

Hello Yuegao,

The trigger option is described in the Chapter 19 – Trigger MUX Control. For the LPSPI0 it is out92 - TRGMUX_LPSPI0 – on Figure 19-3, page 422 of S32K1XX_RM:

https://www.nxp.com/webapp/Download?colCode=S32K1XXRM

So the trigger is the output signal from Trigger MUX.

I hope it will help you in your study.

Best Regards,

Stano.

 

在原帖中查看解决方案

0 项奖励
回复
1 回复
2,012 次查看
StanoA
NXP TechSupport
NXP TechSupport

Hello Yuegao,

The trigger option is described in the Chapter 19 – Trigger MUX Control. For the LPSPI0 it is out92 - TRGMUX_LPSPI0 – on Figure 19-3, page 422 of S32K1XX_RM:

https://www.nxp.com/webapp/Download?colCode=S32K1XXRM

So the trigger is the output signal from Trigger MUX.

I hope it will help you in your study.

Best Regards,

Stano.

 

0 项奖励
回复