How to test the lockstep function based on s32k358

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

How to test the lockstep function based on s32k358

跳至解决方案
1,433 次查看
BillWen
Contributor II

Hi :

Currently, I try to implement lockstep function, and according to the following question on NXP community, I also get the same value.
https://community.nxp.com/t5/S32K/Detecting-S32K358-Lockstep-Pairs/m-p/2045711?utm_source=chatgpt.co...

My question is that how to test and check the lockstep status when system trigger core0 and core1 have something fault?

 

Thanks

BR, BillWen

0 项奖励
回复
1 解答
1,258 次查看
petervlna
NXP TechSupport
NXP TechSupport

Hello,

petervlna_0-1747115566208.png

According to the following picture, both SAF and SPD provide Bist and eMcem function, is there any different between SAF and SPD of BIST and eMcem?

SAF is extension of SPD. There is no difference in MIST and eMcem between them from SW point of view as far as I know.

Best regards,

Peter

在原帖中查看解决方案

0 项奖励
回复
8 回复数
1,280 次查看
BillWen
Contributor II

Hi Peter:
Thanks for your reply.
Last question, how about SPD for testing BIST or eMCEM? According to the following picture, both SAF and SPD provide Bist and eMcem function, is there any different between SAF and SPD of BIST and eMcem? Our company need to consider about these solution for ISO26262 or others in the future. Do you have any suggestion? Thanks.

BillWen_0-1747031899786.png

Thanks
BR, BillWen

0 项奖励
回复
1,259 次查看
petervlna
NXP TechSupport
NXP TechSupport

Hello,

petervlna_0-1747115566208.png

According to the following picture, both SAF and SPD provide Bist and eMcem function, is there any different between SAF and SPD of BIST and eMcem?

SAF is extension of SPD. There is no difference in MIST and eMcem between them from SW point of view as far as I know.

Best regards,

Peter

0 项奖励
回复
1,235 次查看
BillWen
Contributor II
Hi Peter:

Thanks a lot for your help.

Thanks
BR, BillWen
0 项奖励
回复
1,403 次查看
petervlna
NXP TechSupport
NXP TechSupport

Hello,

Not sure if I understand your English correctly.

how to test and check the lockstep status when system trigger core0 and core1 have something fault?

Lock step status is reflected in DCM_GPR.DCMROF19.

If there is fault in system, it will logged in FCCU module NCF_S register.

Best regards,

Peter

0 项奖励
回复
1,397 次查看
BillWen
Contributor II
Hi Peter:
Thanks for your reply.
I know the DCM_GPR.DCMROF19 value is about lockstep enable or disable.
I means how to test lockstep function besides SAF tool from NXP? For example, can I add some code to test lockstep? If it possible, then I just need to get NCF_S register value?

Thanks
BR, BillWen
0 项奖励
回复
1,380 次查看
petervlna
NXP TechSupport
NXP TechSupport

Hello,

I do not know about any method to test the lockstep functionality by invoking and error.
Let me ask internally if such is possible.

I will feedback you ASAP.

Best regards,

Peter

0 项奖励
回复
1,343 次查看
BillWen
Contributor II
Hi Peter:
Thanks for your reply.
As I know, there are two way to test lockstep including SAF and SPD. I can try SPD in the first, do you have any experience about this drivers?

Thanks
BR, BillWen
0 项奖励
回复
1,282 次查看
petervlna
NXP TechSupport
NXP TechSupport

Hello,

To test the lockstep functionality of K3 series, SAF software package sCheck for RCCU could be referred. RCCU is a hardware module for lockstep check while sCheck could inject error to RCCU using EIM.

Best regards,

Peter

0 项奖励
回复