How can I FIRC clock enable(REQ52)?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

How can I FIRC clock enable(REQ52)?

ソリューションへジャンプ
1,384件の閲覧回数
malove
Contributor IV

Hello,

I have a question regarding the configuration of the MC_ME module to select the FIRC clock for FlexCAN in S32K314.

 

studyseok8466_1-1729660771739.png

[Figure1]

 

As shown in [Figure1], it is mentioned that the status of the FIRC can be checked through BLOCK52 in MC_ME1.

 

studyseok8466_2-1729660787203.png

[Figure2]

 

In [Figure2], it is shown that the clock for Block52 can be configured.

 

studyseok8466_3-1729660801322.png

[Figure3]

 

However, when I checked the S32K314.h file [Figure3], I couldn't find the bit named REQ52. How can I configure this setting?

タグ(3)
0 件の賞賛
返信
1 解決策
1,350件の閲覧回数
VaneB
NXP TechSupport
NXP TechSupport

Hi @malove 

I recommend using RTDs, the software package includes the device header, which have a macros defined that can be used to enable the clocks. 

 

BR, VaneB

元の投稿で解決策を見る

0 件の賞賛
返信
6 返答(返信)
1,351件の閲覧回数
VaneB
NXP TechSupport
NXP TechSupport

Hi @malove 

I recommend using RTDs, the software package includes the device header, which have a macros defined that can be used to enable the clocks. 

 

BR, VaneB

0 件の賞賛
返信
1,285件の閲覧回数
malove
Contributor IV
thank you!
0 件の賞賛
返信
1,325件の閲覧回数
malove
Contributor IV
Is there any way to access it without using RTD?
0 件の賞賛
返信
1,316件の閲覧回数
VaneB
NXP TechSupport
NXP TechSupport

Hi @malove 

I have compared different versions of development packages and it seems that the headers may vary depending on the version of the development package, could you help me with the information of the version you are using?

0 件の賞賛
返信
1,311件の閲覧回数
malove
Contributor IV

I'm using S32DS 3.5 and PlatformSDK_S32K3, S32K3XX AUTOSAR 4.4 - R21 - 11 RTD 3.0.0 D2303


Do you need more information?

0 件の賞賛
返信
1,299件の閲覧回数
VaneB
NXP TechSupport
NXP TechSupport

Hi @malove 

FIRC is enabled by default and we understand that the Table 260 (MC_ME partition peripheral mapping and clock control) of the RM may lead to the conclusion that FIRC can be enabled like the other clocks (MC_ME->PRTN1_COFB1_CLKEN), but it was found that configure FIRC causes hard fault in run mode with debugger disconnected. Therefore the register was set to reserved.

0 件の賞賛
返信