How can I FIRC clock enable(REQ52)?

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

How can I FIRC clock enable(REQ52)?

跳至解决方案
1,410 次查看
malove
Contributor IV

Hello,

I have a question regarding the configuration of the MC_ME module to select the FIRC clock for FlexCAN in S32K314.

 

studyseok8466_1-1729660771739.png

[Figure1]

 

As shown in [Figure1], it is mentioned that the status of the FIRC can be checked through BLOCK52 in MC_ME1.

 

studyseok8466_2-1729660787203.png

[Figure2]

 

In [Figure2], it is shown that the clock for Block52 can be configured.

 

studyseok8466_3-1729660801322.png

[Figure3]

 

However, when I checked the S32K314.h file [Figure3], I couldn't find the bit named REQ52. How can I configure this setting?

标记 (3)
0 项奖励
回复
1 解答
1,376 次查看
VaneB
NXP TechSupport
NXP TechSupport

Hi @malove 

I recommend using RTDs, the software package includes the device header, which have a macros defined that can be used to enable the clocks. 

 

BR, VaneB

在原帖中查看解决方案

0 项奖励
回复
6 回复数
1,377 次查看
VaneB
NXP TechSupport
NXP TechSupport

Hi @malove 

I recommend using RTDs, the software package includes the device header, which have a macros defined that can be used to enable the clocks. 

 

BR, VaneB

0 项奖励
回复
1,311 次查看
malove
Contributor IV
thank you!
0 项奖励
回复
1,351 次查看
malove
Contributor IV
Is there any way to access it without using RTD?
0 项奖励
回复
1,342 次查看
VaneB
NXP TechSupport
NXP TechSupport

Hi @malove 

I have compared different versions of development packages and it seems that the headers may vary depending on the version of the development package, could you help me with the information of the version you are using?

0 项奖励
回复
1,337 次查看
malove
Contributor IV

I'm using S32DS 3.5 and PlatformSDK_S32K3, S32K3XX AUTOSAR 4.4 - R21 - 11 RTD 3.0.0 D2303


Do you need more information?

0 项奖励
回复
1,325 次查看
VaneB
NXP TechSupport
NXP TechSupport

Hi @malove 

FIRC is enabled by default and we understand that the Table 260 (MC_ME partition peripheral mapping and clock control) of the RM may lead to the conclusion that FIRC can be enabled like the other clocks (MC_ME->PRTN1_COFB1_CLKEN), but it was found that configure FIRC causes hard fault in run mode with debugger disconnected. Therefore the register was set to reserved.

0 项奖励
回复