GPIO Clock Gating on S32K118

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

GPIO Clock Gating on S32K118

跳至解决方案
2,827 次查看
zubizeratta
Contributor II

Hello,

I am checking the clock configuration of S32K118 and noticed that there's a PLATCGC register under System Integration module: 

"CGCGPIO - Controls the clock gating to the GPIO" 

This CGCGPIO bit is not mentioned any other place in the reference manual document. What is the function of this bit? Should we enable the gating before using GPIOs? 

 

标记 (4)
0 项奖励
回复
1 解答
2,794 次查看
Senlent
NXP TechSupport
NXP TechSupport

Hi@zubizeratta

Yes, this bit must be enabled before using the GPIO

In fact you can find some description in the data sheet

Senlent_0-1713260894136.png

 

在原帖中查看解决方案

0 项奖励
回复
2 回复数
2,783 次查看
zubizeratta
Contributor II

Hello,

Thanks for the reply.

Yes, it's only mentioned in SIM module section, but I think it would be beneficial to do the same in GPIO section. Overlooking this could lead to losing some time on configuration of GPIOs. By the way It seems that there's a duplication error there so it should be "GPIO Clock Gating Control".

Regards.

2,795 次查看
Senlent
NXP TechSupport
NXP TechSupport

Hi@zubizeratta

Yes, this bit must be enabled before using the GPIO

In fact you can find some description in the data sheet

Senlent_0-1713260894136.png

 

0 项奖励
回复