S32G399A - System timer module frequency

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

S32G399A - System timer module frequency

ソリューションへジャンプ
1,947件の閲覧回数
Matteo_Zini
Contributor III

Good morning,

I have an S32G399-RDB3 board with a setup derived from the GoldVIP package. The M7 binary and the Linux kernel images were changed, but the bootloader configuration is practically the same of the original configuration.

I'm using one of the system timer instances to collect measurements, and I wanted to ask whether there is a practical way to read the STM frequency without following the entire chain of clock signals.

Thank you.

ラベル(1)
0 件の賞賛
返信
1 解決策
1,866件の閲覧回数
Joey_z
NXP Employee
NXP Employee

hi,Matteo_Zini

Thank you for your reply.

If you want to know the exact STM timer time, you must know that the XBAR_DIV3_CLK default is 133.33Mhz, the frequency division factor CPS and CMP values.

BR

Joey

元の投稿で解決策を見る

0 件の賞賛
返信
6 返答(返信)
1,936件の閲覧回数
Joey_z
NXP Employee
NXP Employee

hi,Matteo_Zini

Thank you for contacting us.
May I ask why you want to read the STM frequency without following the entire chain of clock signals?
In addition, You can refer to the attachment to check the clock of M core STM.

0 件の賞賛
返信
1,926件の閲覧回数
Matteo_Zini
Contributor III
Hi, thank you for the reply.
Because for example if you need to do it at runtime, there are multiple possible sources of the XBAR_DIV3_CLK clock and reconstructing the full chain is not trivial.
0 件の賞賛
返信
1,898件の閲覧回数
Joey_z
NXP Employee
NXP Employee

hi,Matteo_Zini

Thank you for your reply.

There are multiple possible sources of the XBAR_DIV3_CLK clock, so you need to configure the same value of XBAR_DIV3_CLK for the M core and A core, to avoid conflicts.

BR

Joey

0 件の賞賛
返信
1,882件の閲覧回数
Matteo_Zini
Contributor III

I'm using Linux on the Cortex-A cores, so I'm not sure how to configure it.

Anyway, I would just need to understand the frequency to transform the ticks into seconds, not to set it to any specific value.

Thank you.

0 件の賞賛
返信
1,867件の閲覧回数
Joey_z
NXP Employee
NXP Employee

hi,Matteo_Zini

Thank you for your reply.

If you want to know the exact STM timer time, you must know that the XBAR_DIV3_CLK default is 133.33Mhz, the frequency division factor CPS and CMP values.

BR

Joey

0 件の賞賛
返信
1,837件の閲覧回数
Matteo_Zini
Contributor III

Perfect, thank you for your help.

0 件の賞賛
返信