S32G399A - System timer module frequency

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

S32G399A - System timer module frequency

跳至解决方案
1,989 次查看
Matteo_Zini
Contributor III

Good morning,

I have an S32G399-RDB3 board with a setup derived from the GoldVIP package. The M7 binary and the Linux kernel images were changed, but the bootloader configuration is practically the same of the original configuration.

I'm using one of the system timer instances to collect measurements, and I wanted to ask whether there is a practical way to read the STM frequency without following the entire chain of clock signals.

Thank you.

标签 (1)
0 项奖励
回复
1 解答
1,908 次查看
Joey_z
NXP Employee
NXP Employee

hi,Matteo_Zini

Thank you for your reply.

If you want to know the exact STM timer time, you must know that the XBAR_DIV3_CLK default is 133.33Mhz, the frequency division factor CPS and CMP values.

BR

Joey

在原帖中查看解决方案

0 项奖励
回复
6 回复数
1,971 次查看
Joey_z
NXP Employee
NXP Employee

hi,Matteo_Zini

Thank you for contacting us.
May I ask why you want to read the STM frequency without following the entire chain of clock signals?
In addition, You can refer to the attachment to check the clock of M core STM.

0 项奖励
回复
1,961 次查看
Matteo_Zini
Contributor III
Hi, thank you for the reply.
Because for example if you need to do it at runtime, there are multiple possible sources of the XBAR_DIV3_CLK clock and reconstructing the full chain is not trivial.
0 项奖励
回复
1,933 次查看
Joey_z
NXP Employee
NXP Employee

hi,Matteo_Zini

Thank you for your reply.

There are multiple possible sources of the XBAR_DIV3_CLK clock, so you need to configure the same value of XBAR_DIV3_CLK for the M core and A core, to avoid conflicts.

BR

Joey

0 项奖励
回复
1,917 次查看
Matteo_Zini
Contributor III

I'm using Linux on the Cortex-A cores, so I'm not sure how to configure it.

Anyway, I would just need to understand the frequency to transform the ticks into seconds, not to set it to any specific value.

Thank you.

0 项奖励
回复
1,909 次查看
Joey_z
NXP Employee
NXP Employee

hi,Matteo_Zini

Thank you for your reply.

If you want to know the exact STM timer time, you must know that the XBAR_DIV3_CLK default is 133.33Mhz, the frequency division factor CPS and CMP values.

BR

Joey

0 项奖励
回复
1,872 次查看
Matteo_Zini
Contributor III

Perfect, thank you for your help.

0 项奖励
回复