S32G274 SPI clock phase configuration

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

S32G274 SPI clock phase configuration

跳至解决方案
1,315 次查看
Apopo
Contributor I

Use S32DS3.5 and select Example core à Lpspi_Ip_Transter_S32G274A_M7

image.pngimage.png

 

The configuration needs to be set to CPOL=0, CPHA=0. Is the following setting correct?image.pngimage.png

If I want to set CPOL=0, CPHA=1, how do I set it?

标签 (1)
标记 (1)
0 项奖励
回复
1 解答
1,294 次查看
chenyin_h
NXP Employee
NXP Employee

Hello, @Apopo 
Thanks for your post.

From my understanding, the settings you have made is actually CPOL=0, CPHA=1.

If you want to set with CPOL=0, CPHA=0, then the following settings for your reference.

chenyin_h_0-1736822615793.pngchenyin_h_0-1736822615793.png

I hope it will help.

 

BR

Chenyin

 

在原帖中查看解决方案

0 项奖励
回复
1 回复
1,295 次查看
chenyin_h
NXP Employee
NXP Employee

Hello, @Apopo 
Thanks for your post.

From my understanding, the settings you have made is actually CPOL=0, CPHA=1.

If you want to set with CPOL=0, CPHA=0, then the following settings for your reference.

chenyin_h_0-1736822615793.pngchenyin_h_0-1736822615793.png

I hope it will help.

 

BR

Chenyin

 

0 项奖励
回复