S32G274 SPI clock phase configuration

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

S32G274 SPI clock phase configuration

ソリューションへジャンプ
1,284件の閲覧回数
Apopo
Contributor I

Use S32DS3.5 and select Example core à Lpspi_Ip_Transter_S32G274A_M7

image.png

 

The configuration needs to be set to CPOL=0, CPHA=0. Is the following setting correct?image.png

If I want to set CPOL=0, CPHA=1, how do I set it?

ラベル(1)
タグ(1)
0 件の賞賛
返信
1 解決策
1,263件の閲覧回数
chenyin_h
NXP Employee
NXP Employee

Hello, @Apopo 
Thanks for your post.

From my understanding, the settings you have made is actually CPOL=0, CPHA=1.

If you want to set with CPOL=0, CPHA=0, then the following settings for your reference.

chenyin_h_0-1736822615793.png

I hope it will help.

 

BR

Chenyin

 

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
1,264件の閲覧回数
chenyin_h
NXP Employee
NXP Employee

Hello, @Apopo 
Thanks for your post.

From my understanding, the settings you have made is actually CPOL=0, CPHA=1.

If you want to set with CPOL=0, CPHA=0, then the following settings for your reference.

chenyin_h_0-1736822615793.png

I hope it will help.

 

BR

Chenyin

 

0 件の賞賛
返信