Unsecure S12ZVC

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 
1,378件の閲覧回数
yuntianlu
Contributor I

Hello, All

 

        I am having trouble to unsecure S12ZVC controller using the ERASE_FLASH (0x95/d) command in BDC.

 

        I tried ERASE_FLASH command on both secured and unsecured controllers, it doesn't work. The command was issued on BKGD pin through FPGA.  

 

        I am able to read the FSTAT register on unsecured controllers. The error flag ACCER in the FSTAT is set after ERASE_FLASH command is issued. Not sure if that is the reason. Not able to read the FSTAT register on secured controllers.

 

        Any suggestion or  code sample will be helpful.       

 

Thank you

ラベル(1)
0 件の賞賛
返信
1 解決策
1,250件の閲覧回数
RadekS
NXP Employee
NXP Employee

Hi yuntianlu,

Unfortunately I don’t have direct experience with ERASE_FLASH command. However chapter 3.4.4.19 ERASE_FLASH in RM mentioned several conditions:

  1. This command must be sending twice in succession. Delay between these commands must be longer than 16 clock cycles (DLY) and shorter than 512 BDCSI clock cycles.
  2. No ACK pulse is generated.
  3. MCU must run on default clock settings (bus clock = 6.25MHz).
  4. After calling ERASE_FLASH command we have to check BDCCSR_ERASE bit in wait loop until erase/unsecure finished.


I hope it helps you.

Have a great day,
RadekS

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
3 返答(返信)
1,251件の閲覧回数
RadekS
NXP Employee
NXP Employee

Hi yuntianlu,

Unfortunately I don’t have direct experience with ERASE_FLASH command. However chapter 3.4.4.19 ERASE_FLASH in RM mentioned several conditions:

  1. This command must be sending twice in succession. Delay between these commands must be longer than 16 clock cycles (DLY) and shorter than 512 BDCSI clock cycles.
  2. No ACK pulse is generated.
  3. MCU must run on default clock settings (bus clock = 6.25MHz).
  4. After calling ERASE_FLASH command we have to check BDCCSR_ERASE bit in wait loop until erase/unsecure finished.


I hope it helps you.

Have a great day,
RadekS

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信
1,250件の閲覧回数
yuntianlu
Contributor I

Hello, RadekS

      

       Thank you for the response.

       I think my problem is the relay bounce at power up. Once I had a power on delay, everything works.

Have a great day,

Lu

0 件の賞賛
返信
1,250件の閲覧回数
RadekS
NXP Employee
NXP Employee

Hi yuntianlu,

Thank you for let us know the result.

I am glad that it works now.

Best Regards

RdekS

0 件の賞賛
返信