Unsecure S12ZVC

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

Unsecure S12ZVC

跳至解决方案
1,383 次查看
yuntianlu
Contributor I

Hello, All

 

        I am having trouble to unsecure S12ZVC controller using the ERASE_FLASH (0x95/d) command in BDC.

 

        I tried ERASE_FLASH command on both secured and unsecured controllers, it doesn't work. The command was issued on BKGD pin through FPGA.  

 

        I am able to read the FSTAT register on unsecured controllers. The error flag ACCER in the FSTAT is set after ERASE_FLASH command is issued. Not sure if that is the reason. Not able to read the FSTAT register on secured controllers.

 

        Any suggestion or  code sample will be helpful.       

 

Thank you

标签 (1)
0 项奖励
回复
1 解答
1,255 次查看
RadekS
NXP Employee
NXP Employee

Hi yuntianlu,

Unfortunately I don’t have direct experience with ERASE_FLASH command. However chapter 3.4.4.19 ERASE_FLASH in RM mentioned several conditions:

  1. This command must be sending twice in succession. Delay between these commands must be longer than 16 clock cycles (DLY) and shorter than 512 BDCSI clock cycles.
  2. No ACK pulse is generated.
  3. MCU must run on default clock settings (bus clock = 6.25MHz).
  4. After calling ERASE_FLASH command we have to check BDCCSR_ERASE bit in wait loop until erase/unsecure finished.


I hope it helps you.

Have a great day,
RadekS

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

在原帖中查看解决方案

0 项奖励
回复
3 回复数
1,256 次查看
RadekS
NXP Employee
NXP Employee

Hi yuntianlu,

Unfortunately I don’t have direct experience with ERASE_FLASH command. However chapter 3.4.4.19 ERASE_FLASH in RM mentioned several conditions:

  1. This command must be sending twice in succession. Delay between these commands must be longer than 16 clock cycles (DLY) and shorter than 512 BDCSI clock cycles.
  2. No ACK pulse is generated.
  3. MCU must run on default clock settings (bus clock = 6.25MHz).
  4. After calling ERASE_FLASH command we have to check BDCCSR_ERASE bit in wait loop until erase/unsecure finished.


I hope it helps you.

Have a great day,
RadekS

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复
1,255 次查看
yuntianlu
Contributor I

Hello, RadekS

      

       Thank you for the response.

       I think my problem is the relay bounce at power up. Once I had a power on delay, everything works.

Have a great day,

Lu

0 项奖励
回复
1,255 次查看
RadekS
NXP Employee
NXP Employee

Hi yuntianlu,

Thank you for let us know the result.

I am glad that it works now.

Best Regards

RdekS

0 项奖励
回复