BSC9131RDB: is it possible to enable secure boot on this board without actually blowing the fuses?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

BSC9131RDB: is it possible to enable secure boot on this board without actually blowing the fuses?

ソリューションへジャンプ
3,028件の閲覧回数
ravindrakhati
Contributor I

I was looking in to prototyping the secure boot on this board, however could not find any way to enable secure boot on this board without blowing the fuses? There is this document Secure boot for Non-PBL Platform which describes the prototyping procedure for 9132QDS board, do we have someway to prototype secure boot on 9131 as well.

0 件の賞賛
返信
1 解決策
2,561件の閲覧回数
yipingwang
NXP TechSupport
NXP TechSupport

Hello Ravindra Khati,


BSC9131RDB secure boot is not enabled by default in SDK u-boot source, you need to modify the u-boot source code according to BSC9132QDS.

Please refer to the attached patch to modify your u-boot source code.


Have a great day,
Yiping

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
6 返答(返信)
2,561件の閲覧回数
ravindrakhati
Contributor I

Hi Yiping,

is it mandatory to blow OTPMK as well before trying a signed ESBC image? at least till ESBC validation and boot up I don't think OTPMK will be used.
and if we fuse the ITS bit only and for SRK hash we just fill the shadow registers with CCS, would that work?

Regards,

Ravindra Khati

0 件の賞賛
返信
2,561件の閲覧回数
yipingwang
NXP TechSupport
NXP TechSupport

Hello Ravindra Khati,


Both OTPMK and SRK has are required to be programmed into fused if ITS or SB_EN is set, otherwise ISBS will refuse to pass control to ESBC.


Check the status register of sec mon block (location CCSRBAR + 0xe6014). Refer to the details of the register from the Reference Manual. Bits OTPMK_ZERO, OTMPK_SYNDROME and PE should be 0 otherwise there is some error in the OTPMK fuse blown by you.




Have a great day,
Yiping

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

2,561件の閲覧回数
ravindrakhati
Contributor I

HI Yiping,

Thanks, for the patch. One more query on this there could be several reasons for ISBC to not able to validate the ESBC image, How do you suggest to debug such issues if we land up in such problem.

In other platforms I guess there are registers which could tell the error code for why ISBC failed the validation but could not find any such register in bsc9131.

Regards,

Ravindra Khati

0 件の賞賛
返信
2,561件の閲覧回数
yipingwang
NXP TechSupport
NXP TechSupport

Hello Ravindra Khati,


9131RDB board doesn't have DIP-Switch for CFG_SB_DIS, for 9131RDB it is only possible to do so by blowing the fuse. Once fuse is blown, it can't be booted as non secure.


Have a great day,
Yiping

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

2,561件の閲覧回数
ravindrakhati
Contributor I

Hi Yiping,

Thanks for your reply, As per the Secure boot for Non-PBL Platform document there is separate secure u-boot(NAND_SECBOOT) build in case of BSC9132QDS, However for BSC9131RDB I can not see any such u-boot build target for secure boot in freescale's latest SDK. Does this mean a normal u-boot NAND build can be used in case of secure boot or is there any modification required in u-boot as well for secure boot?

Regards,

Ravindra Khati

0 件の賞賛
返信
2,562件の閲覧回数
yipingwang
NXP TechSupport
NXP TechSupport

Hello Ravindra Khati,


BSC9131RDB secure boot is not enabled by default in SDK u-boot source, you need to modify the u-boot source code according to BSC9132QDS.

Please refer to the attached patch to modify your u-boot source code.


Have a great day,
Yiping

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信