T1024 Reset Sequence

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

T1024 Reset Sequence

1,261件の閲覧回数
ezgi_kemaneci
Contributor I

Hi,

We want to use T1024 Processor in our designs. We are working on the reset sequence. When we examined the Miriac SBC-T1024 user manual, we found that reset process is done through a separate microcontroller.

When we examine the T1024 datasheet and T1024 reference manual, we noticed that there is a timing diagram for the POR sequence. We evaluate CPLD or other microcontroller is needed to operate the POR timing sequence correctly.

However, such a statement for hard reset is not specified in the datasheet. We plan to use an external watchdog IC for T1024 hard reset without using CPLD. Can we perform hard reset by connecting WDO pin of watchdog IC directly to T1024 processor?

0 件の賞賛
返信
1 返信

1,224件の閲覧回数
Bulat
NXP Employee
NXP Employee

Yes, you can. Note that HRESET signal of the T1024 is open drain one, so WDO pin of watchdog IC should also be open-drain one.

Regards,

Bulat

0 件の賞賛
返信