CAN Receive Buffers on MKE06Z128VLH4

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

CAN Receive Buffers on MKE06Z128VLH4

ソリューションへジャンプ
1,473件の閲覧回数
samkreuze
Contributor II

Hello,

I'm developing an application on the MKE06Z128VLH4 which will use CAN for communication. In KDS I added the CAN_LDD component, configured it, and generated code. I am able to communicate via CAN using this module.  Now I would like to add another CAN RX Buffer to the component. In the Component Selector for CAN_LDD ->Settings->Message Buffers, I add a receive buffer but it will not allow it because it claims "CAN device supports only 1 receive buffer/s."  However, in the reference manual for this processor it claims "Five receive buffers with FIFO storage scheme"

I can add 3 transmit buffers to the component like the reference manual says.

Am I using the wrong component? or is this an issue with processor expert? or is there something I'm missing?

Thanks in advance,

Sam

0 件の賞賛
返信
1 解決策
1,284件の閲覧回数
samkreuze
Contributor II

After digging into the reference manual further, I think I answered my own question.

Section 32.4.4 Receive structures:

"The received messages are stored in a five stage input FIFO. The five message buffers are

alternately mapped into a single memory area. The background receive buffer (RxBG) is

exclusively associated with the MSCAN, but the foreground receive buffer (RxFG) is

addressable by the CPU. This scheme simplifies the handler software because only one

address area is applicable for the receive process."

So, from what I can understand, when using the CAN_LDD you only have one receive buffer which is addressable and the component handles which message in the 5 buffers you access.

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
1,285件の閲覧回数
samkreuze
Contributor II

After digging into the reference manual further, I think I answered my own question.

Section 32.4.4 Receive structures:

"The received messages are stored in a five stage input FIFO. The five message buffers are

alternately mapped into a single memory area. The background receive buffer (RxBG) is

exclusively associated with the MSCAN, but the foreground receive buffer (RxFG) is

addressable by the CPU. This scheme simplifies the handler software because only one

address area is applicable for the receive process."

So, from what I can understand, when using the CAN_LDD you only have one receive buffer which is addressable and the component handles which message in the 5 buffers you access.

0 件の賞賛
返信