mpc8271 startup problem

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

mpc8271 startup problem

ソリューションへジャンプ
1,609件の閲覧回数
carlblake
Contributor I

I'm having an intermittent startup problem with the mpc8271.  When the system is cold I sometimes encounter a problem where the mpc8271 does its normal reset flow (per 5.1.2 in the reference manual), but once it completes and deactivates the hreset and sreset no further assertions of cs0 occur.  I'm very puzzled why this would be happening.  I'm wondering if there's a problem with the main PLL not locking, but I have no evidence to support this speculation.  Does anyone have any ideas what the solution to this would be?  Further details:

Part number is MPC8271VRMIBA 266/200/66 MHZ

I've confirmed the external clock is 66 MHZ

MODCK1, MODCK2, and MODCK3 are all pulled high

HCRW is 0x08864240

0 件の賞賛
返信
1 解決策
1,465件の閲覧回数
alexander_yakov
NXP Employee
NXP Employee

The debugging requires an access to your schematic, but it may be not acceptable to ask you to upload your schematic to this public community.

So, please open a service request to Freescale technical support and attach your schematic to that service request.

Please do not forget to add a reference to this community topic.

In the mean time I suggest switching to default HRCW by pulling RSTCONF high (if your design allows that) and check if the problem remains (no further assertions of cs0 occurs after HRESET deassertion)

Also please confirm that you are aware about device errata G12 and have recommended workaround implemented.

Link to device errata:

http://cache.freescale.com/files/32bit/doc/errata/MPC8272CE.pdf

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
1,466件の閲覧回数
alexander_yakov
NXP Employee
NXP Employee

The debugging requires an access to your schematic, but it may be not acceptable to ask you to upload your schematic to this public community.

So, please open a service request to Freescale technical support and attach your schematic to that service request.

Please do not forget to add a reference to this community topic.

In the mean time I suggest switching to default HRCW by pulling RSTCONF high (if your design allows that) and check if the problem remains (no further assertions of cs0 occurs after HRESET deassertion)

Also please confirm that you are aware about device errata G12 and have recommended workaround implemented.

Link to device errata:

http://cache.freescale.com/files/32bit/doc/errata/MPC8272CE.pdf

0 件の賞賛
返信
1,465件の閲覧回数
carlblake
Contributor I

It was device errata G12 which was causing the problem.  It's fixed now.  Thank you.

0 件の賞賛
返信