MC32PF1510A6EP Voltage configuration and Power Rails mapping to i.MX6ULL

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

MC32PF1510A6EP Voltage configuration and Power Rails mapping to i.MX6ULL

跳至解决方案
902 次查看
ET_Dev
Contributor III

Hello,

We are using the PMIC MPN MC32PF1510A6EP with a MCIMX6Y2DVM05AB (i.MX6ULL) part.

For this we don't see any reference schematics or documentation that can help us understand which power rail on the PMIC is to be connected to the respective power rails on the processor / peripherals.

The only reference is the Example schematic on the datasheet, but that is not applicable to the i.MX6ULL. The EVK schematic is similarly not helpful for this purpose.

Please help with any references available for the same and also the voltage configuration and power sequencing for the MC32PF1510A6EP part.

标签 (3)
1 解答
868 次查看
guoweisun
NXP TechSupport
NXP TechSupport

Hi 

Here I post the PF1510 A6 power tree detail info:

guoweisun_0-1725589029242.png

guoweisun_2-1725589096217.png

You can see A6 OTP configuration detail!

 

Thanks!

BR

guowei

 

 

在原帖中查看解决方案

0 项奖励
回复
2 回复数
869 次查看
guoweisun
NXP TechSupport
NXP TechSupport

Hi 

Here I post the PF1510 A6 power tree detail info:

guoweisun_0-1725589029242.png

guoweisun_2-1725589096217.png

You can see A6 OTP configuration detail!

 

Thanks!

BR

guowei

 

 

0 项奖励
回复
850 次查看
ET_Dev
Contributor III

guowei, Thanks for the prompt response. 

0 项奖励
回复