MC32PF1510A6EP Voltage configuration and Power Rails mapping to i.MX6ULL

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

MC32PF1510A6EP Voltage configuration and Power Rails mapping to i.MX6ULL

ソリューションへジャンプ
924件の閲覧回数
ET_Dev
Contributor III

Hello,

We are using the PMIC MPN MC32PF1510A6EP with a MCIMX6Y2DVM05AB (i.MX6ULL) part.

For this we don't see any reference schematics or documentation that can help us understand which power rail on the PMIC is to be connected to the respective power rails on the processor / peripherals.

The only reference is the Example schematic on the datasheet, but that is not applicable to the i.MX6ULL. The EVK schematic is similarly not helpful for this purpose.

Please help with any references available for the same and also the voltage configuration and power sequencing for the MC32PF1510A6EP part.

ラベル(3)
1 解決策
890件の閲覧回数
guoweisun
NXP TechSupport
NXP TechSupport

Hi 

Here I post the PF1510 A6 power tree detail info:

guoweisun_0-1725589029242.png

guoweisun_2-1725589096217.png

You can see A6 OTP configuration detail!

 

Thanks!

BR

guowei

 

 

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
891件の閲覧回数
guoweisun
NXP TechSupport
NXP TechSupport

Hi 

Here I post the PF1510 A6 power tree detail info:

guoweisun_0-1725589029242.png

guoweisun_2-1725589096217.png

You can see A6 OTP configuration detail!

 

Thanks!

BR

guowei

 

 

0 件の賞賛
返信
872件の閲覧回数
ET_Dev
Contributor III

guowei, Thanks for the prompt response. 

0 件の賞賛
返信