NXP FTF 2016 - Training Presentations

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

NXP FTF 2016 - Training Presentations

Discussions

Sort by:
This presentation describes how to modify an Aarch64 (64-bit) uboot to make it loading an Aarch32 (32-bit) Linux, and how to modify an Aarch64 based Linux to run at Aarch32 mode. The target processor is the QorIQ LS1043A SoC. Watch Video Presentation
View full article
This session will cover overview of porting Ethernet driver and debug procedure in U-Boot and also show the introduction on auto-update command. Watch Video Presentation
View full article
DDR3, DDR3L, DDR4 have large, wide busses that require management on the PCB routing to optimize their speed of operation. Data busses will have characteristics related to on-die termination and driver strengths for both reads and writes (bidirectional). Address-Command-Control busses will be use the fly-by or serial routing and work unidirectionally. Both require careful selection of driver and receiver characteristics, as well as optimization of the PCB routing and design of the traces on the PCB. This talk will review the driver, receiver, and common PCB characteristics and show how simulation with IBIS models are used to weigh the trade-offs for the DDR bus design. Watch Video Presentation
View full article
Networking devices use high-speed differential signaling that can exceed 10 Gbps. Circuit design for the transmitter (TX) and receiver (RX) elements in the high speed channel have capabilities of offset signal losses in the PCB and system. This session will review the high-speed signal channel and its characteristics and illustrate how the TX and RX circuits in general are used to offset signal losses. It will also show key characteristics of the channels that are needed to allow these TX and RX circuits to work effectively. This session will also address maximum length of the PCB channel, PCB-specific structures that need to be optimized and the usage of the IBIS-AMI models for 5-10 Gbps operation. Examples of channels from PCB designs at NXP will also be included. Watch Video Presentation
View full article
Experience the power of market leading real time operating system, FreeRTOS and Kinetis MCUs. Learn with experts about the FreeRTOS and how to enable FreeRTOS on Kinetis MCU's: Creating a Kinetis SDK project with FreeRTOS and Kinetis Design Studio, configure it for best code size and performance, debug it with Kernel Awareness in Eclipse and how to get detailed application and systems performance data using FreeRTOS+Trace performance analysis tools.
View full article
Many customers struggle getting their first GUI design running, and often this results in schedule and budget problems. This class covers the issues and SOLUTIONS required to get a Graphical User interface up and running. We provide solutions to standard embedded communication requirements like Ethernet, USB, Wi-Fi, and Serial. We present a Case Study of a new product using a touch screen GUI, LEDs and audio to communicate the fluid level and temperature of a beverage container back to the user. We cover the pros and cons of developing your own software or of using proven off-the-shelf solutions based on standard building blocks. We also address the buy vs. make hardware decision and look at time to market and risk factors. The class ends with a demonstration of the solution implemented with an off-the-shelf NXP LPC microcontroller based hardware module and simple custom expansion board.
View full article
This presentation will demonstrate the capabilities of the new i.MX 7 System-on-Chip, a hybrid solution containing a Cortex-A7 processor and a Cortex-M4 processor. Particular attention will be given to the hardware modules and software counterparts allowing both cores to communicate with each other. This hybrid architecture will be highlighted through various potential use cases/product scenarios and a Qt powered application running on top of Linux along with FreeRTOS will be showcased, focusing on asymmetric processing.
View full article
To use the processor in an integrated design is one way. To use an embedded module is another way and will speed up the design, reduce the design risk and lower the design cost. What support will be offered by the different module suppliers? What limitations and restrictions are there, if you use an embedded module? A market overview and guideline to select your embedded module supplier.
View full article
IoT applications often share some basic requirements; the applications themselves need to be small, fast and low-energy, while the time to market should be as short as possible. To help you meet these demands, a wide range of possibilities and techniques for performing smart debugging of code is actually already at your fingertips. At this session you will learn how to use debug features like various types of complex breakpoints, macros, stack checking, event logging, live data, profiling and runtime code analysis in a smart way for comprehensive debugging of your code.
View full article
We'll walk through the available tools and middleware for rapid development of graphics applications across multiple operating systems, and look at advanced profiling and debugging of the rendering subsystems on the i.MX 6 and i.MX 8 applications processors.
View full article
This presentation will present a simple EM physics and geometry based approach to designing power distribution networks on PCBs. From input power connection to the IC die, the simple rules discussed can be used to reduce power supply noise and improve EMC.
View full article
We will show you how to use and leverage the work done by NXP's board solutions team to increase quality, reduce design iterations, decrease costs, and reduce time to market. NXP has extensive manufacturing expertise and can provide guidelines and advice on symbols and footprints as well as product development challenges. NXP maintains a qualified library of parts to reduce costs and promote common components. Using a proven design process will help to reduce board spins and development time. Schematic standards will improve overall quality and taking advantage of design reuse will reduce cycle time. Watch Video Presentation
View full article
Detailed training session on developing with the LPCXpresso Ecosystem, showing the main features of the tools, from project import/creation, multi-core debug and power optimization. The LPCXpresso boards and IDE toolchain will be used with the latest version of LPCOpen peripheral driver examples. We will cover some cool new features including trace and power analysis.
View full article
Detailed, hands-on training session for developing your application using the LPCXpresso ecosystem, including USB and Ethernet stacks, and free emWin libraries that embedded engineers need for successful USB application development.
View full article
This session will feature the LPC54114 MCU, the latest release of the LPC54000 low-power series, to demonstrate how to take advantage of dual-core architecture in always-on applications. Optimize product design for extended battery life and bring them to market quickly with this hands-on session. Topics will range from system architecture, software design and debugging, to power optimization, sound detection, and voice triggering.
View full article
We will walk you through the key features of the LPC800 and LPC1100 product series and how these low-power, low-cost MCUs bring numerous advantages over your 8-bit architecture. In this session, we will discuss bridge from 8-bit to 32-bit applications using the LPC800 and LPC1100. Customers can expect 8-bit simplicity, real-time performance, and better code density with easy-to-use tools while maintaining lower power at a much lower cost. NXP delivers all the key ingredients that embedded engineers need for successful USB application development. Watch Video Presentation
View full article
Low-power is a system level challenge. Unfortunately, there is not just one feature that resolves the challenge. With LPC, we will focus on delivering low-power capabilities across a broad range of products: Low-power boot, intelligent clocking, ultra-efficient processing, flexible low-power modes and autonomous, low-power peripherals. In this session, we focus on each one of these capabilities, how they address the challenges of designing low-power applications and highlight differentiators LPC MCUs offer the low-power market. What's the most efficient way to communicate with peripherals, how to optimize data transfers, the effects different power modes and clock gating functions have on energy. This session discusses these topics plus explains how one can leverage the unique modes and features available on LPC MCUs to improve energy efficiency of IoT applications and other embedded systems.
View full article
This will be a hands-on session covering the Kinetis Software Development Kit (SDK) and Kinetis Expert using the Kinetis Design Studio Integrated Development Environment (IDE).  
View full article
In this session, we will review the next generation Kinetis Expert Configuration tools that will replace Processor Expert functionality. You can use these tools to generate pin muxing, clocking configuration and power consumption estimates of your low power solutions. Although the Kinetis SDK provides many good examples of how to use the SDK, the configuration tools come in handy when you begin to design your own hardware solution and need software to support your custom design using Kinetis MCUs. This class will get you excited about trying our tools, which you can experiment with online or in the Technology Lab. Watch Video Presentation
View full article
Start developing with Kinetis MCUs using the industry's most extensive tools and enablement offerings. Learn about the Kinetis Software Development Kit (SDK), Kinetis Design Studio, Kinetis Bootloader, FreeRTOS and other real-time operating systems.
View full article