Please Help me! How I can set registers below to active interrupt (IRQ) without send command via SPI? After configured registers active IRQ when card is near, without send command. Is possible? Thank you. WriteRawRC(DivlEnReg, 0x84); // WriteRawRC(Div

[marcosriolo]

Please Help me! How I can set registers below to active interrupt (IRQ) without send command via SPI?

After configured registers active IRQ when card is near, without send command.

Is possible?

Thank you.

WriteRawRC(DivlEnReg, 0x84); //
WriteRawRC(DivIrqReg, 0x80); //
WriteRawRC(ComIEnReg, 0xA0); //
WriteRawRC(ComIrqReg, 0x80);
ClearBitMask(ComIrqReg, 0x80); //
WriteRawRC(FIFODataReg, PICC_REQIDL);
WriteRawRC(CommandReg,PCD_TRANSCEIVE);
WriteRawRC(BitFramingReg, 0x87);

[marcosriolo]

Please, give me example to set registrers: (Send IRQ without command SPI)

CommandReg

ComIEnReg

DivIEnReg

[jconvex]

Are you success to send IRQ without command SPI when a new card come in the RF field?

[Kan_Li]

Hi Marcos Riolo,

Actually the command is written into the CommandReg register, while interrupts enablement is controled by ComIEnReg and DivIEnReg registers, so it is possible to active IRQ without sending command via SPI.

Have a great day,
Kan

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

[marcosriolo]

Dear, the device is IC  RC522. working via SPI.

[Kan_Li]

Hi Marcos Riolo,

I am sorry , but which device are you working on? Would you please help to specify it? Thanks for your patience!

Have a great day,
Kan

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------