- Forums
- Product Forums
- General Purpose MicrocontrollersGeneral Purpose Microcontrollers
- i.MX Forumsi.MX Forums
- QorIQ Processing PlatformsQorIQ Processing Platforms
- Identification and SecurityIdentification and Security
- Power ManagementPower Management
- Wireless ConnectivityWireless Connectivity
- RFID / NFCRFID / NFC
- Advanced AnalogAdvanced Analog
- Neural Processing UnitsNeural Processing Units
- MCX Microcontrollers
- S32G
- S32K
- S32V
- MPC5xxx
- Other NXP Products
- S12 / MagniV Microcontrollers
- Powertrain and Electrification Analog Drivers
- Sensors
- Vybrid Processors
- Digital Signal Controllers
- 8-bit Microcontrollers
- ColdFire/68K Microcontrollers and Processors
- PowerQUICC Processors
- OSBDM and TBDML
- S32M
- S32Z/E
-
- Solution Forums
- Software Forums
- MCUXpresso Software and ToolsMCUXpresso Software and Tools
- CodeWarriorCodeWarrior
- MQX Software SolutionsMQX Software Solutions
- Model-Based Design Toolbox (MBDT)Model-Based Design Toolbox (MBDT)
- FreeMASTER
- eIQ Machine Learning Software
- Embedded Software and Tools Clinic
- S32 SDK
- S32 Design Studio
- GUI Guider
- Zephyr Project
- Voice Technology
- Application Software Packs
- Secure Provisioning SDK (SPSDK)
- Processor Expert Software
- Generative AI & LLMs
-
- Topics
- Mobile Robotics - Drones and RoversMobile Robotics - Drones and Rovers
- NXP Training ContentNXP Training Content
- University ProgramsUniversity Programs
- Rapid IoT
- NXP Designs
- SafeAssure-Community
- OSS Security & Maintenance
- Using Our Community
-
- Cloud Lab Forums
-
- Knowledge Bases
- ARM Microcontrollers
- i.MX Processors
- Identification and Security
- Model-Based Design Toolbox (MBDT)
- QorIQ Processing Platforms
- S32 Automotive Processing Platform
- Wireless Connectivity
- CodeWarrior
- MCUXpresso Suite of Software and Tools
- MQX Software Solutions
- RFID / NFC
- Advanced Analog
- Neural Processing Units
-
- NXP Tech Blogs
- Home
- :
- Translated Content
- :
- Multi Source Translation Content
- :
- 2398262_en-US
2398262_en-US
- Subscribe to RSS Feed
- Mark as New
- Mark as Read
- Bookmark
- Subscribe
- Printer Friendly Page
- Report Inappropriate Content
2398262_en-US
2398262_en-US
I am trying to access SEMA42_1 unit on main platform from two different cortex M7 cores (M7_0 and M7_1) in S32K5. The system hangs up. I cannot share the inhouse workspace here.
The errata ERR053433 states: SEMA42: Simultaneous access to SEMA42_0 and PBRIDGE_2 by more than one application core causes the system to hang.
Unfortunately the workaround of using SEMA42_1 does not fix the system hang issue.
Can you configure and verify two cortex M-7 cores on S32K56x and have them access gate0 of the SEMA42_1 unit on your Design studio and enable the optimization -Os.
The system hang issue goes away by using any ONE of the following,
- Disable optimisations -O0
- Disable Instruction cache
- Use SRAM of another domain on the SoC e.g. CPE
- Stepping in via debugger
Hello @seasonedbit,
As you may know, S32K5 is currently in a preproduction phase; Enablement (documentation, software, and boards) are available for approved customers only, and thus is not supported by our global online support team yet.
Could you please contact your FAE or assigned NXP contact who provided the device in the first place? They will be able to provide further support.
Thank you for your understanding.
Best regards,
Julián