2167912_en-US

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

2167912_en-US

2167912_en-US

IMX RT1064: input keeper state after power up

Hi,

In our system, the POR_B must can be at low level (to stay in the reset state) a very long time (many days) after power up. Just after power up, the last state of the pins is unknown; For the pins which have the "Input Keeper" value mentionned in their "Default setting on Reset" in the datasheet (like for GPIO_EMC_00), what will be the state of these pins during the reset state:

A randomly logical value (Vss or Vdd) or a floating state?


i.MXRT 106xRe: IMX RT1064: input keeper state after power up

Hello @Olivier3 ,

GPIO pins with keepers will be either in a high or low state depending on the previous state before going to reset but not floating.

You can check the following links for further information:
i.MX RT1020 GPIO Default Setting - NXP Community
System Controller Firmware 101 - Pad configuration service - NXP Community

BR,
IsaulO.

タグ(1)
評価なし
バージョン履歴
最終更新日:
‎11-21-2025 05:55 PM
更新者: