Size of MPC5748G/CAN_CBT.ERJW
11-04-2020
03:11 AM
616 Views

yulianmatev
Contributor III
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
What is the size of ERJW field inside CAN_CBT register from FlexCAN - 4 or 5 bits?
I am a little bit confused because:
- inside "MPC5748G Reference Manual" Rev. 7.1, 01/2019 it is defined as 5 bits.
- inside "MPC5748G Reference Manual" Rev. Rev. 4, 07/2015
it is defined as 4 bits. - When I set it as 5bit and read back there is no change inside MSB bit (below code snip)
union { /* CAN Bit Timing Register */
vuint32_t R;
struct {
vuint32_t BTF:1; /* Bit Timing Format Enable */
vuint32_t EPRESDIV:10; /* Extended Prescaler Division Factor */
// vuint32_t :1;
vuint32_t ERJW:5; /* Extended Resync Jump Width */ // was 4 bits
vuint32_t EPROPSEG:6; /* Extended Propagation Segment */
vuint32_t EPSEG1:5; /* Extended Phase Segment 1 */
vuint32_t EPSEG2:5; /* Extended Phase Segment 2 */
} B;
1 Reply
11-04-2020
05:15 AM
609 Views


NXP TechSupport
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
size of ERJW is 5 bits.
BR, Petr
