Negative MPC5644A SPI hold times

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

Negative MPC5644A SPI hold times

跳至解决方案
1,340 次查看
EAlepins
Contributor V

Hi,

 

In MPC5644A datasheet Rev 7, §3.17.8 "DSPI timing" mentions that the "Data Hold Time for Inputs" (10) is -4 ns and the "Data Hold Time for Outputs" (12) is -7.5 ns (VDDEH=3 –3.6 V). I am using CPOL=0 and CPHA=1 so I look at "Figure 24. DSPI classic SPI timing — master, CPHA = 1". What does the negative number mean?

 

a) The MPC5644A will keep the SOUT valid for 7,5 ns after the rising clock edge

OR

b) The MPC5644A will keep the SOUT valid up to 7,5 ns before the rising clock edge

 

Indeed, the figure is showing a period which is at the right of the clock's edge... Same question for inputs (10).

 

Thanks.

标签 (1)
标记 (4)
0 项奖励
回复
1 解答
1,111 次查看
davidtosenovjan
NXP TechSupport
NXP TechSupport

B is correct. Positive number means AFTER clock edge, negative number means BEFORE clock edge.

在原帖中查看解决方案

0 项奖励
回复
1 回复
1,112 次查看
davidtosenovjan
NXP TechSupport
NXP TechSupport

B is correct. Positive number means AFTER clock edge, negative number means BEFORE clock edge.

0 项奖励
回复