D_CLKOUT Frequency Tolerance MPC5674F

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

D_CLKOUT Frequency Tolerance MPC5674F

ソリューションへジャンプ
2,675件の閲覧回数
CNarendra
Contributor III

Hi,

Could you please confirm the frequency tolerance of the EBI D_CLKOUT signal on the MPC5674F? We couldn't find this detail in the datasheet or reference manual.

Thanks,
Narendra C

MPC5674F ,#EBI 

タグ(1)
0 件の賞賛
返信
1 解決策
2,599件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

You can consider it as PLL contribution (worst case) to XOSC tolerance.

元の投稿で解決策を見る

0 件の賞賛
返信
5 返答(返信)
2,650件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

The D_CLKOUT signal is derived from the system clock via the FMPLL.
While the nominal frequency of D_CLKOUT can be configured, the tolerance depends on the accuracy of the external oscillator used as the PLL reference.

0 件の賞賛
返信
2,646件の閲覧回数
CNarendra
Contributor III

Hi @davidtosenovjan ,

Is there any frequency tolerance introduced by the microcontroller itself, aside from the external crystal?

- Narendra.C

0 件の賞賛
返信
2,637件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

Actually DS specifies directly CLKOUT jitter:

davidtosenovjan_0-1748007310344.png

 

0 件の賞賛
返信
2,607件の閲覧回数
CNarendra
Contributor III


Whether CLKOUT jitter value can be considered as FCLKOUT tolerance?

-Narendra 

0 件の賞賛
返信
2,600件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

You can consider it as PLL contribution (worst case) to XOSC tolerance.

0 件の賞賛
返信