Lpc17xx.h error

[lpcware]

Content originally posted in LPCWare by micronpn on Mon Apr 19 00:13:14 MST 2010
I found a wrong definition in Lpc17xx.h installed by LpcXpresso:

/* Repetitive Interrupt Timer (RIT) */
// #define RIT_BASE_ADDR  0x400B4000            this is the wrong definition
#define RIT_BASE_ADDR  0x400B0000        // this is the correct definition

the effect is that writing to a rit register produce an hard fault interrupt.

[lpcware]

Content originally posted in LPCWare by CodeRedSupport on Mon Apr 19 00:38:18 MST 2010
It looks like you are using the old, pre-CMSIS, header files installed in...

[FONT=Courier New]<install_dir>\Tools\arm-none-eabi\include\NXP\LPC17xx[/FONT]  ?

If so, then it looks like you are correct - the base address for the RIT is incorrect in this lpc17xx.h header.

Note that we would recommend that you make use of the CMSIS headers instead of the above header. The CMSIS files are in active use for development work within NXP, Code Red and many other companies, and are also being actively developed and maintained. The lpc17xx.h header you are using was produced early in the lifecycle of LPC17 and you are more likely to encounter problems with it than with the CMSIS headers.

For more information on CMSIS, please see:

http://lpcxpresso.code-red-tech.com/LPCXpresso/node/21

[login required]

Regards,
CodeRedSupport