Content originally posted in LPCWare by lpcxpresso-support on Wed Apr 15 02:17:57 MST 2015
Quote:
• Access to the flash can happen in parallel, the Cortex-M4F uses the I-code and the D-code bus for
code execution whereas the Cortex-M0+ uses the System bus. Access to SRAM can also be split onto
SRAM0 and SRAM1.
This comment is strictly true - both cores have access to the entire memory system. However, if both cores are accessing the same memory bank (flash or RAM) at the same time, then you will have contention. If accessing of the same memory is rare (i.e. passing messages) then the performance hit will be negligable, but if it is constant (i.e. fetching instructions) then performance will seriously degrade.
Hope that is clear. I will ask somebody to consider making this more explicit in the Application Notes and User Manual.