LPC546xx SysTick Priority

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

LPC546xx SysTick Priority

ソリューションへジャンプ
1,400件の閲覧回数
ming_liao1
Contributor I

Hi,

In SDK examples, SysTick IRQ priority is set at 7 (Lowest priority), and the reset value of all NVIC IRQs' priority is 0 (Highest priority). If to keep the reset value of NVIC IRQs' priority and to change the SysTick IRQ priority from 7 to 0, then SysTick IRQ is in processing, and the SysTick IRQ won't be delay when a request is from any NVIC IRQ, right?

Thanks.

ラベル(1)
タグ(2)
0 件の賞賛
返信
1 解決策
1,373件の閲覧回数
xiangjun_rong
NXP TechSupport
NXP TechSupport

Hi,

You are right, if the priority of systick interrupt source is set up to zero, it is of the highest interrupt priority for configurable interrupt source, if the other interrupt sources are of non-zero priority in register, the systick interrupt will be handled immediately because the cortex-m4 supports nested interrupt.

You can use the function to set up the interrupt priority:

NVIC_SetPriority (SysTick_IRQn, 0x00);

For detailed inf, pls refer to the 2.3.2 Exception types in the User guide of cortex-M4.

Hope it can help you

BR

XiangJun Rong

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
1,374件の閲覧回数
xiangjun_rong
NXP TechSupport
NXP TechSupport

Hi,

You are right, if the priority of systick interrupt source is set up to zero, it is of the highest interrupt priority for configurable interrupt source, if the other interrupt sources are of non-zero priority in register, the systick interrupt will be handled immediately because the cortex-m4 supports nested interrupt.

You can use the function to set up the interrupt priority:

NVIC_SetPriority (SysTick_IRQn, 0x00);

For detailed inf, pls refer to the 2.3.2 Exception types in the User guide of cortex-M4.

Hope it can help you

BR

XiangJun Rong

0 件の賞賛
返信