LPC546xx SysTick Priority

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

LPC546xx SysTick Priority

跳至解决方案
1,290 次查看
ming_liao1
Contributor I

Hi,

In SDK examples, SysTick IRQ priority is set at 7 (Lowest priority), and the reset value of all NVIC IRQs' priority is 0 (Highest priority). If to keep the reset value of NVIC IRQs' priority and to change the SysTick IRQ priority from 7 to 0, then SysTick IRQ is in processing, and the SysTick IRQ won't be delay when a request is from any NVIC IRQ, right?

Thanks.

标签 (1)
标记 (2)
0 项奖励
回复
1 解答
1,263 次查看
xiangjun_rong
NXP TechSupport
NXP TechSupport

Hi,

You are right, if the priority of systick interrupt source is set up to zero, it is of the highest interrupt priority for configurable interrupt source, if the other interrupt sources are of non-zero priority in register, the systick interrupt will be handled immediately because the cortex-m4 supports nested interrupt.

You can use the function to set up the interrupt priority:

NVIC_SetPriority (SysTick_IRQn, 0x00);

For detailed inf, pls refer to the 2.3.2 Exception types in the User guide of cortex-M4.

Hope it can help you

BR

XiangJun Rong

在原帖中查看解决方案

0 项奖励
回复
1 回复
1,264 次查看
xiangjun_rong
NXP TechSupport
NXP TechSupport

Hi,

You are right, if the priority of systick interrupt source is set up to zero, it is of the highest interrupt priority for configurable interrupt source, if the other interrupt sources are of non-zero priority in register, the systick interrupt will be handled immediately because the cortex-m4 supports nested interrupt.

You can use the function to set up the interrupt priority:

NVIC_SetPriority (SysTick_IRQn, 0x00);

For detailed inf, pls refer to the 2.3.2 Exception types in the User guide of cortex-M4.

Hope it can help you

BR

XiangJun Rong

0 项奖励
回复