Update pwm duty cycle at rising edge

Showing results for 
Show  only  | Search instead for 
Did you mean: 

Update pwm duty cycle at rising edge

Contributor I


I have a problem with the settings of my pwm (K27). I'm updating the duty-cycle periodically. But even if the old and new duty cycle are the same, I see a jitter on my scope. Here, the "high" phase of the output signal is longer than it should be (e.g. 22us inset of 13us). So it seems that the couter is always started during a "high" phase. Is there any possibility to adopt the new duty cycle at a rising edge? I've tried several combinations of SWRSTCNT, SYNCMODE a.s.o, but did not find the correct combination.  

Do you have any ideas?

Labels (1)
Tags (3)
0 Kudos
1 Reply

NXP TechSupport
NXP TechSupport

Have you refer the methods in ftm example of MCUXpresso SDK_2.5.0_MK27FN2M0Axxx15?

Try to find examples that are similar to what you need then test.

SDK_2.5.0_MK27FN2M0Axxx15 ftm.png

For more detail, please read the " MOD register synchronization". C(n)V and C(n+1)V register synchronization.png MOD register synchronization.png

Best Regards,



Note: If this post answers your question, please click the Correct Answer button. Thank you!

0 Kudos