Noise Immunity of Interrupts in KEA-128

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Noise Immunity of Interrupts in KEA-128

934件の閲覧回数
vignesh_vb_7
Contributor IV

Hi,

    I want to know noise Immunity of Edge and Level Triggered Interrupts.

1) Which is more Immune to Noise - Edge Triggered Interrups or Level Triigered Interrupts? Please Give an elaborate Explanation?

0 件の賞賛
返信
1 返信

832件の閲覧回数
xiangjun_rong
NXP TechSupport
NXP TechSupport

Hi,

Regarding the advantage of the edge/level interrupt, it is dependent on the external triggering signal.

If you use level trigger, the disadvantage of level triggering is that if the external triggering source remains the valid level after the ISR is completed, the processor will reenter ISR.

If you use edge interrupt triggering, there is not above issue.

If the triggering signal is subject to noise, it seems that the level triggering is more immune to noise I suppose.

BR

Xiangjun Rong

0 件の賞賛
返信