Hello Daniele,
The clock source of the UART0 not the CPU core clock , so there is some error :
And about configure the clock and the baud rate , i recommend you refer to the demo code under KSDK1.3:
\KSDK_1.3.0\examples\frdmkl46z\driver_examples\lpsci\lpsci_blocking\kds
in the initialize function , you can hwo to configure the clock source of UART and the baud rate :
// Initialize the lpsci module with base address and config structure
LPSCI_DRV_Init(BOARD_DEBUG_UART_INSTANCE, &lpsciState, &lpsciConfig);
Hope it helps
Have a great day,
Alice Yang
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------
Hello,
i have tried to set the clock source of the lpsci to ESC source (i have a 16mhz oscillator)
when i call the function :
void CPU_Clock_Setting(void) {
int i = 0;
byte error = 0;
DisableInterrupts;
if (flag_lcd || flag_usb) {//se LCD on o USB inserita vado alla max freq
error = CLOCK_SYS_UpdateConfiguration(0, kClockManagerPolicyAgreement);
//CLOCK_SYS_SetConfiguration(&clockMan1_InitConfig0);
i = CLOCK_SYS_GetCoreClockFreq();
#ifdef DEBUG
//CLOCK_SYS_SetLpsciSrc(0, kClockLpsciSrcOsc0erClk);
//LPSCI_HAL_SetBaudRate(0, i, 115200);
//i = CLOCK_SYS_GetLpsciFreq(0);
#endif
I2C0_SetClockConfiguration();
ADC_SetClockConfiguration();
} else{//altrimenti scendo alla configurazione di risparmio
error = CLOCK_SYS_UpdateConfiguration(1, kClockManagerPolicyAgreement);
//CLOCK_SYS_SetConfiguration(&clockMan1_InitConfig0);
i = CLOCK_SYS_GetCoreClockFreq();
I2C0_SetClockConfiguration();
ADC_SetClockConfiguration();
}
EnableInterrupts;
}
all work fine but after the exit from this function LPSCI_HAL_SendDataPolling is called and the TDRE flag is set to 0 and the code stop in the while loop:
void LPSCI_HAL_SendDataPolling(UART0_Type * base,
const uint8_t *txBuff,
uint32_t txSize)
{
while (txSize--)
{
while (!UART0_BRD_S1_TDRE(base))
{}
LPSCI_HAL_Putchar(base, *txBuff++);
}
}
the problem is that i can't see the function that has tried to send data because i have this condition:
it is possible increase the number of function so i can reconstruct the function that call this?
Hello Daniele,
- After run here
how about continue to run ?
- " it is possible increase the number of function so i can reconstruct the function that call this? "
Do you meaning you want change the function of "LPSCI_HAL_SendDataPolling", yes , you can .
BR
Alice
Hello Danniele,
I had intended to change the project correct then send o you , but
the project on my side sometimes can not run into the "main_task()",
for i know little about the RTOS, so i can only check the code without debug.
First , in the function of
the callback function will initialize the peripherals clock, for example the UART, and this needs to be
implemented manually , while in your project , it is null , so it have not update the uart clock .
And about the change clock configuration, i highly recommend you one demo , it use KSDK1.2 , while
the method is the same , you can refer to : https://community.freescale.com/thread/357115#524685
Hope it helps
Alice
Hello Daniele,
For the component of "fsl_debug_console" use the UART, so , in order to
analysis easily , i create one new project on ksdk1.3 about the frdm-kl46(kl46z256),
add the fsl_lpsci component , also configure it to UART0 , pay attention , i configure
the PTA1 PTA2 as the UART0 pins.Set two clock mode , FEI and PEE,
use the "clock configuration1"(PEE) mode as the
initialize mode , then change it to FEI.
In the main function , first send "abc", after change the clock mode , send "def", also can check the
current core clock : syt_test = CLOCK_SYS_GetCoreClockFreq();
Please test it on your side , maybe you need change the Pins of UART .
Hope it helps
Alice
Hello Daniele,
The Clock cfg0 is FEI, so we can not use the ERCLK as the clock source
of UART0. In the CFG1 PEE mode , we can use it , so you can configure the
fsl_debug_console component as this :
And in the code , please add
Pay attention that , my project is from PEE mode to FEI mode , so when it change to FEI mode,
configure the UART clock source as "kClockLpsciSrcPllFllSel ".
Hope it helps
Alice
