exception stack and TLB's

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

exception stack and TLB's

2,832 次查看
degan
Contributor I
Is it possible to define a TLB for the exception stack or must the exception stack always be in miss-proof memory?

If I can, what happens if a stack overflow/underflow occurs while handling an exception? What I am seeing is TLB miss after TLB miss and the stack just walks off the end of memory.


Thanks,

Doug
标签 (1)
0 项奖励
回复
2 回复数

777 次查看
mnorman
NXP Employee
NXP Employee
Is the TLB miss occuring on an instruction fetch (fault status 0101)?   It sounds like the access to either the vector table or the exception routine is causing a miss that results in a recursive miss-exception loop.
0 项奖励
回复

777 次查看
degan
Contributor I
No, the miss is happening when the interrupt stack is blown when pushing data onto it. We would like to setup guard pages around the interrupt stack to cleanly recover from overflowing it. I haven't been able to see how to do that.
0 项奖励
回复