exception stack and TLB's

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

exception stack and TLB's

2,829件の閲覧回数
degan
Contributor I
Is it possible to define a TLB for the exception stack or must the exception stack always be in miss-proof memory?

If I can, what happens if a stack overflow/underflow occurs while handling an exception? What I am seeing is TLB miss after TLB miss and the stack just walks off the end of memory.


Thanks,

Doug
ラベル(1)
0 件の賞賛
返信
2 返答(返信)

774件の閲覧回数
mnorman
NXP Employee
NXP Employee
Is the TLB miss occuring on an instruction fetch (fault status 0101)?   It sounds like the access to either the vector table or the exception routine is causing a miss that results in a recursive miss-exception loop.
0 件の賞賛
返信

774件の閲覧回数
degan
Contributor I
No, the miss is happening when the interrupt stack is blown when pushing data onto it. We would like to setup guard pages around the interrupt stack to cleanly recover from overflowing it. I haven't been able to see how to do that.
0 件の賞賛
返信