Hi David,
From the Processor Expert [SSI_LDD] component setting, the Master clock is disable.
The SAI_RX_BCLK is an input when externally generated and an output when internally generated.
If required receive bit clock with internally generated, it need enable Master clock at first.
Wish it helps.
Have a great day,
Mike
-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!
- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------