Hi Elliot
answer on topic was based on http://www.jedec.org/sites/default/files/docs/JESD209-2B.pdf
and implies usage LPDDR2 memory subsystem that includes both NVM and SDRAM memories,
as mentioned in Annex B "LPDDR2-NVM Boot Procedure" :
Because LPDDR2 devices (both DRAM and NVM) assign specific
functions to the different byte lanes of the data bus and even to specific bits within the
bytes, byte and bit swapping shall be avoided.
If this is only LPDRR2 chip, as in MX6QCPULPDDR2 reference design, seems
no problem with swapping.
Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------