

**Table of Contents**


2	Block Diagram
3	LPDDR2
5	EIM
6	USB
7	SATA
8	LVDS
9	Display port, Camera ports, MIPI ports
10	HDMI
11	Debug UART
12	Controls, JTAG
13	MLB, NAND, SD Cards, GPIOs
14	PCIe
15	RMII Phy
16	RGMII Phy
17	CPU/Armadillo2 Card Connectors
18	iMX6Q Power
19	Power Regulators 1
20	Power Regulators 2
21	Power Regulators 3
22	Notes
23	IOMUX

**Revisions**

Rev	Description	Date	Approved
A	First version. Based on CPU1 schematics	xx/xx/10	Eyal L.
A	Changed DDR3 memories to LPDDR2 memory. Also replaced power of the LPDDR2.		
A	Changed connectivity of HSIC USB ports to Port5 instead of Port1 to decrease the net length		


# i.MX6Quad LPDDR2 CPU board


Marketing P/N: MX6QCPULPDDR2  
 Description: I.MX6Q ARIK LPDDR2 CPU Board FIL P/N: 084-00461-1  
 PCB P/N: 700-27122 rev X {PROTOTYPE}  
 SCH-27122 {PDF} SPF-27122



		<b>Multimedia Application Division, Wireless &amp; Mobile System Group</b>	
<small>This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor. ICAP Classification: FCP; FIUO; RUIB.</small>			
Designer: DESIGNER	Drawing Title: <b>MX6QCPULPDDR2</b>		
Drawn by: DRAWN_BY	Page Title: <b>COVER</b>		
Approved: <Approver>	Size C	Document Number SOURCE: SCH-27016 PDF: SPF-27016	Rev X
Date: Wednesday, May 25, 2011		Sheet 1 of 23	

**GENERAL DESIGN NOTES**


- Unless Otherwise Specified:  
 All resistors are in ohms, 1%, 1/16 Watt  
 All capacitors are in uF, 20%, 50V  
 All voltages are DC  
 All polarized capacitors are Tantalum
- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- Device type number is for reference only. The number varies with the manufacturer.
- Special signal usage:  
 'n' Denotes - Active-Low Signal  
 <> or [] Denotes - Vectored Signals
- Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.






**AC ADAPTER SPECIFICATIONS**  
 DC Voltage Output: 5VDC  
 Current Output: > 3A (depending on application)  
 Polarity:   
 Inner Diameter: 2.1mm  
 Outer Diameter: 5.5mm






DDR3 ball name	LPDDR2 ball name	DDR3 ball name	LPDDR2 ball name
DRAM_A0	DRAM_CA9P0	DRAM_D46	DRAM_D14P1
DRAM_A1	DRAM_CA7P0	DRAM_D47	DRAM_D15P1
DRAM_A10	DRAM_CA6P0	DRAM_D48	DRAM_D16P1
DRAM_A11	DRAM_CS1P1	DRAM_D49	DRAM_D17P1
DRAM_A12	DRAM_CS0P1	DRAM_D5	DRAM_D5P0
DRAM_A13	DRAM_CA1P0	DRAM_D50	DRAM_D18P1
DRAM_A14	DRAM_CA5P1	DRAM_D51	DRAM_D19P1
DRAM_A15	DRAM_CA7P1	DRAM_D52	DRAM_D20P1
DRAM_A2	DRAM_CA8P0	DRAM_D53	DRAM_D21P1
DRAM_A3	DRAM_CA1P1	DRAM_D54	DRAM_D22P1
DRAM_A4	DRAM_CA0P1	DRAM_D55	DRAM_D23P1
DRAM_A5	DRAM_CA3P1	DRAM_D56	DRAM_D24P1
DRAM_A6	DRAM_CA2P1	DRAM_D57	DRAM_D25P1
DRAM_A7	DRAM_CKE0P1	DRAM_D58	DRAM_D26P1
DRAM_A8	DRAM_CA4P1	DRAM_D59	DRAM_D27P1
DRAM_A9	DRAM_CKE1P1	DRAM_D6	DRAM_D6P0
DRAM_CA3	DRAM_CA5P0	DRAM_D60	DRAM_D28P1
DRAM_CA0	DRAM_CKE1P0	DRAM_D61	DRAM_D29P1
DRAM_CS1	DRAM_CA2P0	DRAM_D62	DRAM_D30P1
DRAM_D0	DRAM_D0P0	DRAM_D63	DRAM_D31P1
DRAM_D1	DRAM_D1P0	DRAM_D7	DRAM_D7P0
DRAM_D10	DRAM_D10P0	DRAM_D8	DRAM_D8P0
DRAM_D11	DRAM_D11P0	DRAM_D9	DRAM_D9P0
DRAM_D12	DRAM_D12P0	DRAM_D0M0	DRAM_DM0P0
DRAM_D13	DRAM_D13P0	DRAM_D0M1	DRAM_DM1P0
DRAM_D14	DRAM_D14P0	DRAM_D0M2	DRAM_DM2P0
DRAM_D15	DRAM_D15P0	DRAM_D0M3	DRAM_DM3P0
DRAM_D16	DRAM_D16P0	DRAM_D0M4	DRAM_DM4P0
DRAM_D17	DRAM_D17P0	DRAM_D0M5	DRAM_DM5P1
DRAM_D18	DRAM_D18P0	DRAM_D0M6	DRAM_DM6P1
DRAM_D19	DRAM_D19P0	DRAM_D0M7	DRAM_DM3P1
DRAM_D2	DRAM_D2P0	DRAM_RAS	DRAM_CS1P0
DRAM_D20	DRAM_D20P0	DRAM_SDBA0	DRAM_CS0P0
DRAM_D21	DRAM_D21P0	DRAM_SDBA1	DRAM_CA4P0
DRAM_D22	DRAM_D22P0	DRAM_SDBA2	DRAM_CA6P1
DRAM_D23	DRAM_D23P0	DRAM_SDBA3	DRAM_CA3P1
DRAM_D24	DRAM_D24P0	DRAM_SDBA4	DRAM_CA8P1
DRAM_D25	DRAM_D25P0	DRAM_SDBA5	DRAM_CA2P1
DRAM_D26	DRAM_D26P0	DRAM_SDBA6	DRAM_CA7P1
DRAM_D27	DRAM_D27P0	DRAM_SDBA7	DRAM_CA5P1
DRAM_D28	DRAM_D28P0	DRAM_SDBA8	DRAM_CA1P1
DRAM_D29	DRAM_D29P0	DRAM_SDBA9	DRAM_CA0P1
DRAM_D3	DRAM_D3P0	DRAM_SDBA10	DRAM_CA9P0
DRAM_D30	DRAM_D30P0	DRAM_SDBA11	DRAM_CS1P0
DRAM_D31	DRAM_D31P0	DRAM_SDBA12	DRAM_CS0P0
DRAM_D32	DRAM_D32P0	DRAM_SDBA13	DRAM_CS1P0
DRAM_D33	DRAM_D33P0	DRAM_SDBA14	DRAM_CS0P0
DRAM_D34	DRAM_D34P0	DRAM_SDBA15	DRAM_CS1P0
DRAM_D35	DRAM_D35P0	DRAM_SDBA16	DRAM_CS0P0
DRAM_D36	DRAM_D36P0	DRAM_SDBA17	DRAM_CS1P0
DRAM_D37	DRAM_D37P0	DRAM_SDBA18	DRAM_CS0P0
DRAM_D38	DRAM_D38P0	DRAM_SDBA19	DRAM_CS1P0
DRAM_D39	DRAM_D39P0	DRAM_SDBA20	DRAM_CS0P0
DRAM_D4	DRAM_D4P0	DRAM_SDBA21	DRAM_CS1P0
DRAM_D40	DRAM_D40P0	DRAM_SDBA22	DRAM_CS0P0
DRAM_D41	DRAM_D41P0	DRAM_SDBA23	DRAM_CS1P0
DRAM_D42	DRAM_D42P0	DRAM_SDBA24	DRAM_CS0P0
DRAM_D43	DRAM_D43P0	DRAM_SDBA25	DRAM_CS1P0
DRAM_D44	DRAM_D44P0	DRAM_SDBA26	DRAM_CS0P0
DRAM_D45	DRAM_D45P0	DRAM_SDBA27	DRAM_CS1P0
DRAM_D46	DRAM_D46P0	DRAM_SDBA28	DRAM_CS0P0
DRAM_D47	DRAM_D47P0	DRAM_SDBA29	DRAM_CS1P0
DRAM_D48	DRAM_D48P0	DRAM_SDBA30	DRAM_CS0P0
DRAM_D49	DRAM_D49P0	DRAM_SDBA31	DRAM_CS1P0
DRAM_D5	DRAM_D5P0	DRAM_SDBA32	DRAM_CS0P0
DRAM_D50	DRAM_D50P0	DRAM_SDBA33	DRAM_CS1P0
DRAM_D51	DRAM_D51P0	DRAM_SDBA34	DRAM_CS0P0
DRAM_D52	DRAM_D52P0	DRAM_SDBA35	DRAM_CS1P0
DRAM_D53	DRAM_D53P0	DRAM_SDBA36	DRAM_CS0P0
DRAM_D54	DRAM_D54P0	DRAM_SDBA37	DRAM_CS1P0
DRAM_D55	DRAM_D55P0	DRAM_SDBA38	DRAM_CS0P0
DRAM_D56	DRAM_D56P0	DRAM_SDBA39	DRAM_CS1P0
DRAM_D57	DRAM_D57P0	DRAM_SDBA40	DRAM_CS0P0
DRAM_D58	DRAM_D58P0	DRAM_SDBA41	DRAM_CS1P0
DRAM_D59	DRAM_D59P0	DRAM_SDBA42	DRAM_CS0P0
DRAM_D6	DRAM_D6P0	DRAM_SDBA43	DRAM_CS1P0
DRAM_D60	DRAM_D60P0	DRAM_SDBA44	DRAM_CS0P0
DRAM_D61	DRAM_D61P0	DRAM_SDBA45	DRAM_CS1P0
DRAM_D62	DRAM_D62P0	DRAM_SDBA46	DRAM_CS0P0
DRAM_D63	DRAM_D63P0	DRAM_SDBA47	DRAM_CS1P0
DRAM_D64	DRAM_D64P0	DRAM_SDBA48	DRAM_CS0P0
DRAM_D65	DRAM_D65P0	DRAM_SDBA49	DRAM_CS1P0
DRAM_D66	DRAM_D66P0	DRAM_SDBA50	DRAM_CS0P0
DRAM_D67	DRAM_D67P0	DRAM_SDBA51	DRAM_CS1P0
DRAM_D68	DRAM_D68P0	DRAM_SDBA52	DRAM_CS0P0
DRAM_D69	DRAM_D69P0	DRAM_SDBA53	DRAM_CS1P0
DRAM_D7	DRAM_D7P0	DRAM_SDBA54	DRAM_CS0P0
DRAM_D70	DRAM_D70P0	DRAM_SDBA55	DRAM_CS1P0
DRAM_D71	DRAM_D71P0	DRAM_SDBA56	DRAM_CS0P0
DRAM_D72	DRAM_D72P0	DRAM_SDBA57	DRAM_CS1P0
DRAM_D73	DRAM_D73P0	DRAM_SDBA58	DRAM_CS0P0
DRAM_D74	DRAM_D74P0	DRAM_SDBA59	DRAM_CS1P0
DRAM_D75	DRAM_D75P0	DRAM_SDBA60	DRAM_CS0P0
DRAM_D76	DRAM_D76P0	DRAM_SDBA61	DRAM_CS1P0
DRAM_D77	DRAM_D77P0	DRAM_SDBA62	DRAM_CS0P0
DRAM_D78	DRAM_D78P0	DRAM_SDBA63	DRAM_CS1P0
DRAM_D79	DRAM_D79P0	DRAM_SDBA64	DRAM_CS0P0
DRAM_D8	DRAM_D8P0	DRAM_SDBA65	DRAM_CS1P0
DRAM_D80	DRAM_D80P0	DRAM_SDBA66	DRAM_CS0P0
DRAM_D81	DRAM_D81P0	DRAM_SDBA67	DRAM_CS1P0
DRAM_D82	DRAM_D82P0	DRAM_SDBA68	DRAM_CS0P0
DRAM_D83	DRAM_D83P0	DRAM_SDBA69	DRAM_CS1P0
DRAM_D84	DRAM_D84P0	DRAM_SDBA70	DRAM_CS0P0
DRAM_D85	DRAM_D85P0	DRAM_SDBA71	DRAM_CS1P0
DRAM_D86	DRAM_D86P0	DRAM_SDBA72	DRAM_CS0P0
DRAM_D87	DRAM_D87P0	DRAM_SDBA73	DRAM_CS1P0
DRAM_D88	DRAM_D88P0	DRAM_SDBA74	DRAM_CS0P0
DRAM_D89	DRAM_D89P0	DRAM_SDBA75	DRAM_CS1P0
DRAM_D9	DRAM_D9P0	DRAM_SDBA76	DRAM_CS0P0
DRAM_D90	DRAM_D90P0	DRAM_SDBA77	DRAM_CS1P0
DRAM_D91	DRAM_D91P0	DRAM_SDBA78	DRAM_CS0P0
DRAM_D92	DRAM_D92P0	DRAM_SDBA79	DRAM_CS1P0
DRAM_D93	DRAM_D93P0	DRAM_SDBA80	DRAM_CS0P0
DRAM_D94	DRAM_D94P0	DRAM_SDBA81	DRAM_CS1P0
DRAM_D95	DRAM_D95P0	DRAM_SDBA82	DRAM_CS0P0
DRAM_D96	DRAM_D96P0	DRAM_SDBA83	DRAM_CS1P0
DRAM_D97	DRAM_D97P0	DRAM_SDBA84	DRAM_CS0P0
DRAM_D98	DRAM_D98P0	DRAM_SDBA85	DRAM_CS1P0
DRAM_D99	DRAM_D99P0	DRAM_SDBA86	DRAM_CS0P0
DRAM_D0	DRAM_D0P0	DRAM_SDBA87	DRAM_CS1P0
DRAM_D01	DRAM_D0P1	DRAM_SDBA88	DRAM_CS0P0
DRAM_D02	DRAM_D0P1	DRAM_SDBA89	DRAM_CS1P0
DRAM_D03	DRAM_D0P1	DRAM_SDBA90	DRAM_CS0P0
DRAM_D04	DRAM_D0P1	DRAM_SDBA91	DRAM_CS1P0
DRAM_D05	DRAM_D0P1	DRAM_SDBA92	DRAM_CS0P0
DRAM_D06	DRAM_D0P1	DRAM_SDBA93	DRAM_CS1P0
DRAM_D07	DRAM_D0P1	DRAM_SDBA94	DRAM_CS0P0
DRAM_D08	DRAM_D0P1	DRAM_SDBA95	DRAM_CS1P0
DRAM_D09	DRAM_D0P1	DRAM_SDBA96	DRAM_CS0P0
DRAM_D10	DRAM_D0P1	DRAM_SDBA97	DRAM_CS1P0
DRAM_D11	DRAM_D0P1	DRAM_SDBA98	DRAM_CS0P0
DRAM_D12	DRAM_D0P1	DRAM_SDBA99	DRAM_CS1P0
DRAM_D13	DRAM_D0P1	DRAM_SDBA100	DRAM_CS0P0






### NOR Flash Socket (TSOP56)




### SPI NOR Flash




### Boot Configuration Select


Switch mapping with the configuration options is described on the Notes page of the schematics.



### Boot I2C EEPROM (For testing only)



### Debug LED



**freescale** semiconductor



ICAP Classification: FCP: FIUC: X PUBI:




Drawing Title: **MX6QCPULPDDR2**


Page Title: **EIM**

Size C	Document Number	Rev X
	SOURCE: SCH-27016 PDF: SPF-27016	



Date: Wednesday, May 25, 2011 Sheet 5 of 23









**LVDS0 + LVDS1 (Dual Channel)**



**LVDS0**


**LVDS1**






### TRACE Connector


**CAUTION: When using the ARM TRACE connector, NVCC\_CSI should be the same voltage as NVCC\_JTAG.**





### DISPO Expansion Connector




### LCD Backlight Driver - DI0




### LCD Backlight Driver - DI1







### Touch Panel decoder, Analog to Digital converter.
















For external PMIC visibility of pins on A2 connectors



















VDD\_SNVIS\_IN

(17) PORT7\_P13 <-> 0 R721  
 (17) PORT7\_P15 <-> 0 R722 PMIC\_STBY\_REQ  
 (17) PORT7\_P17 <-> 0 R723 PMIC\_ON\_REQ





100ohm differential pairs



freescale semiconductor


ICAP Classification: FCP: FIUC: X PUBL:

Drawing Title: **MX6QCPULPDDR2**

Page Title: **MLB, NAND & SD Interface**

Size C Document Number SOURCE: SCH-27016 PDF: SPF-27016 Rev X

Date: Wednesday, May 25, 2011 Sheet 13 of 23





**Layout considerations**  
 TX pairs usually route on top layer  
 Trace Serpentes Not Required  
 Remove ref plane under edgefinger pads  
 Wide pair-to-pair spacing

**freescale**  
 semiconductor

ICAP Classification: FCP: FIUC: X PUBI:  
 Drawing Title:  
**MX6QCPULPDDR2**  
 Page Title:  
**PCIe**

Size C	Document Number	Rev X
	SOURCE: SCH-27016 PDF: SPF-27016	

Date: Wednesday, May 25, 2011 Sheet 14 of 23





LAYOUT NOTES:  
 1. The TRD+/TRD- pairs should be routed with a 100ohm differential impedance and a 50ohm single ended (characteristic) impedance.  
 2. The trace lengths within a TRD+/TRD- differential pair should be matched.  
 3. The distance between each TRD+/TRD- differential pair should be 50mils or more.





PHY\_RESET\_B must be a GPIO toggled after CLKIN is active.

PHY ADDR:0x0 (default)


ICAP Classification: FCP: _____ FIUQ: X PUBL: _____			
Drawing Title: <b>MX6QCPULPDDR2</b>			
Page Title: <b>RMI Ethernet Phy</b>			
Size C	Document Number	SOURCE: SCH-27016 PDF: SPF-27016	Rev X
Date: Wednesday, May 25, 2011	Sheet 15	of 23	




**RGMIi interface to MAC**



EMI Filter Reserved  
470pF are for LED










**Power-on Strapping Pins**




- MODE2[3:0]**  
(Default assemble: 0000)  
 1100 BaseT, RMIi1;  
 1101 BaseT, RMIi2;  
 1110 100X, RGMIi, 75OHMS;  
 1111 100X, TRANS, 75OHMS;  
 0000 BaseT, RGMIi;  
 0001 BaseT, SGMII;  
 0010 1000X, RGMIi, 50OHMS;  
 0011 1000X, RGMIi, 75OHMS;  
 0100 1000X, TRANS, 50OHMS;  
 0101 1000X, TRANS, 75OHMS;  
 0110 100X, RGMIi, 50OHMS;  
 0111 100X, TRANS, 50OHMS;  
 Others Reserved

ICAP Classification: FCP: FIUQ: X PUBI:  
 Drawing Title: **MX6QCPULPDDR2**  
 Page Title: **RGMIi G-Eth Phy**  
 Size C Document Number SOURCE: SCH-27016 PDF: SPF-27016 Rev X  
 Date: Thursday, May 26, 2011 Sheet 16 of 23



		Multimedia Application Division, Wireless & Mobile System Group	
		<small>This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.</small>	
Designer: -Designer:	Drawing Title: <b>HX6QCPULPDDR2</b>	Drawn by: -DrawnBy:	Page Title: <b>CPU CARD &amp; MOUNTING HOLES</b>
Approved: -Approved:	Size D Document Number <b>SOURCE: SCH-27016 PDF: SPF-27016</b>	Rev X	Date: Thursday, June 16, 2011
















Resistors are for current measurement only. Not required for final applications. !

2.5V (For MLB)

**freescale** semiconductor

ICAP Classification: FCP: FIUC: X PUBI: X  
 Drawing Title: **MX6QCPULPDDR2**  
 Page Title: **iMX6Quad Power**







Size C	Document Number SOURCE: SCH-27016 PDF: SPF-27016	Rev X
Date: Wednesday, May 25, 2011	Sheet 18 of 23	



**freescale**  
semiconductor

ICAP Classification: FCP: FIUC: X PUBI: \_\_\_\_\_  
Drawing Title: **MX6QCPULPDDR2**  
Page Title: **Power Supplies 1**



Size C	Document Number	SOURCE: SCH-27016 PDF: SPF-27016	Rev X
Date:	Wednesday, May 25, 2011	Sheet 19 of 23	



**freescale**  
semiconductor

ICAP Classification: FCP: FIUQ: X PUBI: X  
Drawing Title: **MX6QCPULPDDR2**  
Page Title: **Power Supplies 2**

Size C	Document Number SOURCE: SCH-27016 PDF: SPF-27016	Rev X
Date: Wednesday, June 01, 2011	Sheet 20 of 23	



Reserved configuration switch should be set to '0' (OFF)

SW1								
	BOOT_CFG1 [7]	BOOT_CFG1 [6]	BOOT_CFG1 [5]	BOOT_CFG1 [4]	BOOT_CFG1 [3]	BOOT_CFG1 [2]	BOOT_CFG1 [1]	BOOT_CFG1 [0]
Reserved-NVM	0	0	0	1	Reserved	Reserved	Reserved	Reserved
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved
SATA	0	0	1	0	Reserved	Reserved	Reserved	Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved
SD/eSD	0	1	0	Fast Boot: 0 - Regular 1 - Fast Boot	SD/SDXC Speed 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104	Reserved (SDXC power control - XPC) 100mA/150mA TBD	SD Loopback Clock Source Sel '0' - direct '1' - through SD pad	
MMC/eMMC	0	1	1	Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - High 1 - Normal	Reserved	Reserved	MMC Loopback Clock Source Sel '0' - direct '1' - through SD pad
NAND	1	Reserved (Freq select)	BT_TOGGLEMODE	Override Pad Settings (using PAD_SETTINGS value)	Interleave Scheme: (TBD)			Nand_Row_address_bytes: 00 - 3 01 - 2 10 - 4 11 - 5

Reserved configuration switch should be set to '0' (OFF)

SW2								
	BOOT_CFG2 [7]	BOOT_CFG2 [6]	BOOT_CFG2 [5]	BOOT_CFG2 [4]	BOOT_CFG2 [3]	BOOT_CFG2 [2]	BOOT_CFG2 [1]	BOOT_CFG2 [0]
Reserved-NVM	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
WEIM	Muxing Scheme: A/D16 (HW Default in external boot) A+DH A+DL A/D32		OneNand Page Size: 00 - 1KB 01 - 2KB 10 - 4KB 11 - Reserved		Reserved	Reserved	Reserved	Reserved
SATA	Reserved	Reserved	Reserved	Tx Spread Spectrum '0' - Disabled '1' - Enabled	Rx Spread Spectrum '0' - Disabled '1' - Enabled	SATA_SPEED 0 - Gen2 (3.0Gbps) 1 - Gen1 (1.5Gbps)	SATA Type: '00' - i '01' - m '10' - x '11' - Reserved	
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SD/eSD	SD Calibration Step '00' - 1 TBD		Bus Width: 0 - 1-bit 1 - 4-bit	Port Select: 00 - eSDHC1 01 - eSDHC2 10 - eSDHC3 11 - eSDHC4		Reserved (SDXC Current Limit) 200mA/400mA/600mA/800mA (TBD)	Override Pad Settings (using PAD_SETTINGS value)	
MMC/eMMC	Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) Else - reserved.			Port Select: 00 - eSDHC1 01 - eSDHC2 10 - eSDHC3 (eMMC4.4) 11 - eSDHC4		DLL Override: 0 - Boot ROM default. 1 - Apply value per fuse field MMC_DLL_DLY[3:0]	Fast Boot Acknowledge Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled	Override Pad Settings (using PAD_SETTINGS value)
NAND	Toggle Mode 33MHz Preamble Delay, Read Latency			BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 4 11 - 8		Pages in Block: 00 - 128 01 - 64 10 - 32 11 - Reserved		TBD (LBA-Nand) 0 - Non LBA (11ms delay) 1 - LBA (22ms delay)

Reserved configuration switch should be set to '0' (OFF)

SW3								
	BOOT_CFG3 [7]	BOOT_CFG3 [6]	BOOT_CFG3 [5]	BOOT_CFG3 [4]	BOOT_CFG3 [3]	BOOT_CFG3 [2]	BOOT_CFG3 [1]	BOOT_CFG3 [0]
	L1 I-Cache DISABLE	BT_MMU_DISABLE	DDR Memory Map default config '00' - Single DDR channel '01' - Fixed 2x32 map '10' - 4KB Interleaving Enabled '11' - Illegal		Reserved (DDR3 SPI config) '1' - DDR3 config- Read via SPI.	Boot Frequencies (ARM/DDR) 0 - 792 / 528 MHz 1 - 528 / 352MHz	Reserved	Reserved

Reserved configuration switch should be set to '0' (OFF)

SW4								
	BOOT_CFG4 [7]	BOOT_CFG4 [6]	BOOT_CFG4 [5]	BOOT_CFG4 [4]	BOOT_CFG4 [3]	BOOT_CFG4 [2]	BOOT_CFG4 [1]	BOOT_CFG4 [0]
	Infini-Loop (Debug USE only) 0 - Disable 1 - Enable	EEPROM Recovery Enable '0' - Disabled '1' - Enabled	CS select (SPI only): 00 - CS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3		SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit)			Port Select: 000 - eCSPI1 001 - eCSPI2 010 - eCSPI3 011 - eCSPI4 100 - eCSPI5 101 - I2C1 110 - I2C2 111 - I2C3

### I2C Port Summary

iMX53 Port	Voltage Rail	Device	Address	Comment
I2C2	3.3V	Board ID	(001)01(00)x	Level Shifted
I2C2	3.3V	RIB		Level Shifted
I2C2	2.775V	MC13892 PMIC	000100(0)x	Level Shifted
I2C2	NVCC_LCD (3.3V)	Audio CON EC	0(0)1010	
I2C2	NVCC_LCD (2.775V)	TSC2007	10010(00)x	Touch Screen Controller A2D. Level Shifted
I2C2	NVCC_LCD (2.775V)	PORT5 - Parallel Display Connector		Level Shifted
I2C2	5V	Digital POT.	010110(0)x	CCFL Inverter backlight control. Level Shifted
I2C2	5V	VGA DDC2 VGA DDC/CI	1010000x 0011111x	Level Shifted
I2C3	NVCC_EIM_MAIN (3.3V)	I2C EEPROM	1010(000)x	

NEEDS UPDATE

### SW5 - Boot Mode

BOOT_MODE [1]	BOOT_MODE [0]	Boot Type	Boot Details
0	0	Boot from fuses	Like 10, but boot fuses will be always used, if BT_FUSE_SEL=1
0	1	Serial Download via USB	Load and execute code, via serial device: USB (high-speed, non-stream, bulk mode)
1	0	Normal Boot (Development)	Executing ROM code, which handles booting from following sources  NOR Flash (via WEIM, 16-bit, slow asynchronous mode for debugging purpose only) OneNAND SPI (serial flash) / I2C NAND Flash SD/MMC / iMvNAND SATA (Hard disk or SSD) A fallback to ALL above modes, on error exception: USB If BT_FUSE_SEL=0, GPIO boot pins will be sampled.
1	1	FSL Test Mode	Freescall Test Mode, special mode reserved for device testing.

