Tag: "ddr routing"

Latest Tagged

Dependency of tCL and tCWL values on custom hardware performance ? - ( ‎09-03-2018 10:57 PM )

by on Latest post on by

2 Replies 4787 Views

2 Replies

4787 Views

How to run the DDR calibration timing processes as part of the boot sequence each time a device is powered on. - ( ‎08-21-2018 10:31 PM )

by on Latest post on by

1 Reply 1879 Views

1 Reply

1879 Views

Unexpected behavior of custom hardware design - ( ‎08-07-2018 09:05 AM )

by on Latest post on by

7 Replies 3272 Views

7 Replies

3272 Views

Don't we need to control impedance in short tracks in DDR memory layout ? - ( ‎04-19-2018 08:07 PM )

by on Latest post on by

1 Reply 1077 Views

1 Reply

1077 Views

Is that okay to make ground unrouted polygon area of internal layer of PCB ? - ( ‎04-17-2018 08:40 PM )

by on Latest post on by

3 Replies 1492 Views

3 Replies

1492 Views

What Should be The Impedance of DATA & Single Ended Signals of DDR Memory Layout ? - ( ‎04-12-2018 07:09 PM )

by on Latest post on by

1 Reply 1063 Views

1 Reply

1063 Views

How to configure DDR initialization script with 933MHz DDR3LMemory ? - ( ‎04-06-2018 03:39 AM )

by on Latest post on by

1 Reply 1696 Views

1 Reply

1696 Views

How to solve timing margin issues from fabrication side in custom hardware design ? - ( ‎04-04-2018 04:09 AM )

by on Latest post on by

3 Replies 2568 Views

3 Replies

2568 Views

Can We Use 933MHz or 1GHz Memory instead of 800MHz Memory For iMAX6Q HW Design ? - ( ‎02-27-2018 03:46 AM )

by on Latest post on by

2 Replies 1757 Views

2 Replies

1757 Views

DDR3 Clock Routing - ( ‎01-16-2018 11:11 AM )

by on Latest post on by

1 Reply 983 Views

1 Reply

983 Views

Top Tagged

Unexpected behavior of custom hardware design - ( ‎08-07-2018 09:05 AM )

by on Latest post on by

7 Replies 3272 Views

7 Replies

3272 Views

How to run the DDR calibration timing processes as part of the boot sequence each time a device is powered on. - ( ‎08-21-2018 10:31 PM )

by on Latest post on by

1 Reply 1879 Views

1 Reply

1879 Views

Dependency of tCL and tCWL values on custom hardware performance ? - ( ‎09-03-2018 10:57 PM )

by on Latest post on by

2 Replies 4787 Views

2 Replies

4787 Views

Can We Use 933MHz or 1GHz Memory instead of 800MHz Memory For iMAX6Q HW Design ? - ( ‎02-27-2018 03:46 AM )

by on Latest post on by

2 Replies 1757 Views

2 Replies

1757 Views

How to configure DDR initialization script with 933MHz DDR3LMemory ? - ( ‎04-06-2018 03:39 AM )

by on Latest post on by

1 Reply 1696 Views

1 Reply

1696 Views

How to solve timing margin issues from fabrication side in custom hardware design ? - ( ‎04-04-2018 04:09 AM )

by on Latest post on by

3 Replies 2568 Views

3 Replies

2568 Views

Don't we need to control impedance in short tracks in DDR memory layout ? - ( ‎04-19-2018 08:07 PM )

by on Latest post on by

1 Reply 1077 Views

1 Reply

1077 Views

Is that okay to make ground unrouted polygon area of internal layer of PCB ? - ( ‎04-17-2018 08:40 PM )

by on Latest post on by

3 Replies 1492 Views

3 Replies

1492 Views

What Should be The Impedance of DATA & Single Ended Signals of DDR Memory Layout ? - ( ‎04-12-2018 07:09 PM )

by on Latest post on by

1 Reply 1063 Views

1 Reply

1063 Views

DDR3 Clock Routing - ( ‎01-16-2018 11:11 AM )

by on Latest post on by

1 Reply 983 Views

1 Reply

983 Views

Top Taggers

User

Count