Parallel LCD Interface with RT1176

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Parallel LCD Interface with RT1176

1,992件の閲覧回数
Stargazer1
Contributor I

Hi NXP team,

 I'm currently using the rt1176 board and interfacing it with the 800*480 resolution parallel lcd panel. I changed the pin configuration and hsync vsync values. I set the pixel clock value as 25MHz and changed the video mux to parallel. But the display is not showing. I'm using the elcdif rgb example in the SDK examples file. Can you help me to rectify this issue

0 件の賞賛
返信
3 返答(返信)

1,965件の閲覧回数
EdwinHz
NXP TechSupport
NXP TechSupport

Hi @Stargazer1,

Please look into the following application note, which describes the inner workings of the MIPI and LCDIF controllers of the RT1170, as well as how to adequately interface them with an LCD: AN12940: Use Case of RT1170 LCD Display System based on MIPI DSI – Application Note (nxp.com)

I believe this application note will prove very useful for your inquiry. If you have further questions about this topic, do let me know.

BR,
Edwin.

0 件の賞賛
返信

1,901件の閲覧回数
Stargazer1
Contributor I

Hi @EdwinHz 

I am now getting colours in elcdif rgb program clearly. But for in sdcrad_jpeg, image was not showing. I changed all the things i done in elcdif rgb but image was not showing.

For video pll clock configurations, at what MHz it needs to be set. What is the formula for that?

0 件の賞賛
返信

1,884件の閲覧回数
EdwinHz
NXP TechSupport
NXP TechSupport

Hi @Stargazer1,

The necessary clock formulas for proper operation are described as comments on the "display_support.c" file, under the "board" folder.

For pixel clock:

The pixel clock is (height + VSW + VFP + VBP) * (width + HSW + HFP + HBP) * frame rate.

and for PHY clock:

DPHY bit clock must be larger than:
(Pixel clock * bit per output pixel) / number of MIPI data lane

 BR,
Edwin.

0 件の賞賛
返信