iMXRT1064 ADC asynchronous clock frequency?

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

iMXRT1064 ADC asynchronous clock frequency?

跳至解决方案
1,643 次查看
johnpulera
Contributor II

Hello,

I have a question pertaining to the asynchronous clock source in the ADC peripheral of the iMXRT1064 (ADCx_CFG.ADICLK = 11b). The reference manual states that the asynchronous clock is “generated from a clock source within the ADC module”, but what exactly is the value of fADCK if I choose this clock source? I’d like to know what value it is for purposes of calculating the conversion time.

Thanks,

John

标签 (1)
0 项奖励
回复
1 解答
1,497 次查看
jeremyzhou
NXP Employee
NXP Employee

Hi John Pulera

Thank you for your interest in NXP Semiconductor products and
for the opportunity to serve you.
Please check the Fig 1.

pastedImage_1.png

Fig 1

Have a great day,
TIC

 

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

 

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

在原帖中查看解决方案

3 回复数
1,498 次查看
jeremyzhou
NXP Employee
NXP Employee

Hi John Pulera

Thank you for your interest in NXP Semiconductor products and
for the opportunity to serve you.
Please check the Fig 1.

pastedImage_1.png

Fig 1

Have a great day,
TIC

 

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

 

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

1,497 次查看
johnpulera
Contributor II

Hi Jeremy,

Thanks for your prompt reply. So, just to confirm my understanding, fADACK is either 10MHz or 20MHz based on ADHSC setting, regardless of the IPG Clock frequency and divider settings. Is this correct?

Thanks,

John

0 项奖励
回复
1,497 次查看
jeremyzhou
NXP Employee
NXP Employee

Hi John Pulera

Thanks for your reply.

Yes, you're right.

Have a great day,
TIC

 

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

 

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

0 项奖励
回复