bus clock of Analog comparator

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

bus clock of Analog comparator

386 Views
Abhay2080
Contributor I

Hi, 

I am working with ACMP3 and ACMP4, to compare two analog signals and i am using sampled filtered mode where i have selected SE=0, that means internal bus clock to the CMP, But i am not able to find the value of this bus clock. Could you help me? Also there is not much information to select SAMPLE input as clock (SE=1). Working in IMXRT1024....5A

 

Screenshot 2026-03-31 220017.png

Tags (3)
0 Kudos
Reply
2 Replies

357 Views
Gavin_Jia
NXP TechSupport
NXP TechSupport

Hi @Abhay2080 ,

Thanks for your interest in NXP MIMXRT series!

For ACMP clocks with SE=0,Please refer to this section of the CCM:

PixPin_2026-04-01_11-16-13.png

 

When SE=1, the external clock typically comes from the XBAR.

The external SAMPLE signal should be routed to a source(such as PWM, PIT, etc) by Inter-Peripheral Crossbar

Best regards,
Gavin

 

 

 

 

0 Kudos
Reply

344 Views
Abhay2080
Contributor I
That means if IPG_CLK_ROOT is 62.5MHz then this is the bus clock for ACMP3 and ACMP4 right?
0 Kudos
Reply