MIMXRT1176CVM8A (MIMXRT1176 Family's): For possibility of using GPIO SNVS as normal GPIOs.

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

MIMXRT1176CVM8A (MIMXRT1176 Family's): For possibility of using GPIO SNVS as normal GPIOs.

跳至解决方案
356 次查看
Yogesh96
Contributor II

Hi Team,

We are using MIMXRT1176CVM8A in our design whose SNVS bank's GPIO are not Tamper pins. We are not connecting battery to VDD_SNVS_IN since we have separate battery backed up RTC interface to the controller.

We have connected 3.3V external supply to VDD_SNVS_IN. The output of the VDD_SNVS_ANA is 1.8V which is given to NVCC_SNVS supply. 

However, owing to GPIO shortage in our design, we are thinking of using the SNVS Bank's GPIO as normal GPIO pins. 

But if we connect the VDD_SNVS_ANA to NVCC_SNVS, then the max source/sink capability of the all the pins of SNVS bank comes to 1mA which is way below what we need.

 

Hence, we are thinking of connecting external VDD_1V8 to the NVCC_SNVS.

Can you please look into this and suggest if it can be done.? 

Our intention is to connect external 1.8V to NVCC_SNVS and make use of the SNVS Bank's GPIO to have higher current drive capability to drive the MOSFET drivers of LEDs

标记 (1)
0 项奖励
回复
1 解答
313 次查看
Omar_Anguiano
NXP TechSupport
NXP TechSupport

The chip internal LDO VDD_SNVS_ANA should be tied together with NVCC_SNVS. I do not suggest using a configuration outside our recommendations.

Best regards,
Omar

在原帖中查看解决方案

0 项奖励
回复
1 回复
314 次查看
Omar_Anguiano
NXP TechSupport
NXP TechSupport

The chip internal LDO VDD_SNVS_ANA should be tied together with NVCC_SNVS. I do not suggest using a configuration outside our recommendations.

Best regards,
Omar

0 项奖励
回复