Layout file_EVKB_B1 Problem

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Layout file_EVKB_B1 Problem

1,311件の閲覧回数
EthanKu
Contributor I

Hi 

i am designing the RT1062 layout and then checking the EVKB layout file(MIMXRT1060-EVKB-DESIGN-FILES_B1). 

i found EVKB layout of DCDC(DCDC_LP_1 and DCDC_LP_2) is not identical to AN13202(EMC Design Recommendation on i.MXRT Series) that removing copper under the inductor. i would like to know which layers under the inductor are recommended to be removed 

my question is  

  • is there a layout file only for RT1062?

EVBK layout as 

EthanKu_0-1662349940655.pngEthanKu_0-1662349940655.png

AN13202 layout as 

EthanKu_1-1662350064184.pngEthanKu_1-1662350064184.png

  •  

thanks 

 

0 件の賞賛
返信
1 返信

1,297件の閲覧回数
Hui_Ma
NXP TechSupport
NXP TechSupport

Hi,

I checked with RT hardware design team, both layout design should be ok.

Why AN13202 mentioned board (we called EMC board) keep the GND be empty, which just caused for L7 inductor soldering. There with no special request for that layout design.

The RT1060EVKB board is 4 layer PCB design and with one GND layer. That design is also acceptable.

Due to the EMC design consideration, customer should keep DCDC circuit loop be shorter.

Thanks for the attention.

Mike 

0 件の賞賛
返信