iMX8M SPI Interrupt Requirements

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

iMX8M SPI Interrupt Requirements

1,323 Views
charleshuang
Senior Contributor II

1620369301987.jpg

CPU: iMX8M
Yocto 2.5

In the 4.3.10 Interrupt Requirements of i.MX_Reference_Manual.pdf
I don't understand the meaning of this parameter(BaudRate/ Transfer Length)
Can you explain it more detail ?

Does it mean that when I transmit data of this 32-bit transfer length on a baud rate of 1 Mbps, an interrupt will be triggered after 31250 transmissions?

Can I confirm the number of interrupt by "cat /proc/interrupts | grep ecspi"?

How do I use spidev_test tool to verify typical case and worst case?

Labels (1)
0 Kudos
Reply
1 Reply

1,318 Views
Zhiming_Liu
NXP TechSupport
NXP TechSupport

Hi

 

Does it mean that when I transmit data of this 32-bit transfer length on a baud rate of 1 Mbps, an interrupt will be triggered after 31250 transmissions?

---> Yes

Can I confirm the number of interrupt by "cat /proc/interrupts | grep ecspi"?

---> Of course ,you can 

 

How do I use spidev_test tool to verify typical case and worst case?

---> The spidev_test doesn't have these functin, it can only do basic tranfer/mode test

0 Kudos
Reply